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I. INTRODUCTION
A. DISCUSSION
Sophisticated computer-aided-design tools have become a
virtual necessity for today's logic designer. Current
circuit densities are on the order of two hundred thousand
transistors on a single chip, as in the Intel 80386. To
commit such a design to production without exhaustive
simulation before the first chip is laid down in silicon
would prove disastrous. In turn, the algorithms for
simulation must be able to accurately model extremely
complex elements without requiring inordinate amounts of
time.
The twin factors of circuit density and development cost
have spurred vigorous research in developing tools for
documentation, digital design, and simulation techniques.
Some of these rely on hardware for rapid calculations while
others exploit software techniques to achieve high speed.
The emergence of graphics-capable machines has had an
enormous impact as well; it is now possible to "draw" a
circuit on a computer screen and to have the computer
produce photo-ready artwork on a graphical plotter. These
graphics-capable machines can also interact with simulators
to display timing waveforms and plot the behavior of the
circuit for varying inputs.
The research into CAD techniques is beginning to produce
some significant products; these include the MAGIC tools and
the CRYSTAL timing analyzer from UC Berkeley; the CLL (chip
layout language), SIM and ESIM circuit simulators from
Stanford; MacPITTS from MIT; and an increasing number of
commercial products as well.
Of tremendous import is the ongoing revolution in
microprocessors— it is now possible to obtain microcomputers
with performance approaching or even equalling the DEC VAX-
11/780, and for a tiny fraction of its $200,000 price.
Desktop UNIX systems are now commonplace, as are systems
with beyond a megabyte of main storage and twenty to thirty
megabytes of fixed disk storage. Best of all, in quite a
few cases such systems may be had for much less than
$1 0,000.
The advantages of porting high-powered CAD tools onto
the new generation of "supermicros" become clear--low cost,
high performance and genuinely increased throughput as each
designer can possess a dedicated workstation whose processor
is not serving several other users. As a result, the
competition in this market is becoming quite fierce; in
recent years designers working on CAD tools, and in
particular those moving them to micros, have played their
cards quite close to their chests. There has been
relatively little published on simulation algorithms or
speed improvement techniques lest the competition gain an
advantage in a new product.
Of those authors who have published algorithms, the
event-driven simulation has become the method of choice
[Ref. 1, p. 668 and Ref. 2, pp. 182-186]. The event-driven
techique exploits "temporal sparseness" [Ref. 1, p. 672] of
typical VLSI circuits; that is, in any given circuit, only a
few elements will be active at a given time and must be
simulated. The rest may be safely ignored with no loss in
accuracy.
One particularly interesting program using this
technique is called SAMS0N2 . This program, written for the
VAX-1 1/780, reads a textual description of a user's circuit
[Ref. 1, p. 679], then generates C-language routines
describing the behavior of the individual circuit elements.
These routines are then compiled and linked to the SAM2
simulator to perform the simulation. Using event-directed
techniques, the author claims speed improvements of from
four to over ten times the speed of SPICE2, depending on the
characteristics of the circuit under test [Ref. 1, p. 682].
One of the concerns in implementing a logic simulator is
the type of circuit model employed [Ref. 3, p. 76]. The
function of the model is to describe the behavior of a
circuit component to an input stimulus. The two major
contenders are hardware and software models--in the software
model, a program segment describes the operation of the
circuit element. The software model will either be at the
gate-level, describing the element in terms of its complete
gate interconnection, or the behavioral level, where the
logical relation of inputs to outputs along with timing data
is described [Ref. 3]. The hardware model, by contrast, is
intended to be used with a sample circuit to test its
behavior in actual operation [Ref. 3].
Of the two, the software model is much less expensive
but potentially much slower. This, then, is the tradeoff--
the time required for simulating circuits in software
against the cost of actually building the component.
However, as simulation techniques improve, interest has
dramatically increased in software modeling. Several logic
simulators are now available that mix the gate-level circuit
representation with behavioral models, offering more
attractive speeds of operation. Unfortunately, many of
these software programs are still intended for operation on
large, expensive computers [Ref. 3, p. 79], so the steady
improvement in the capabilities of microcomputers and
workstations is being eagerly followed. Several such
machines, as well as some of the new generation of
microcomputer-based logic simulation programs, will now be
considered.
B. COMMERCIAL PRODUCTS
1 . EE Designer
EE Designer is Visionics' entry into the
microcomputer-based CAD market; at $995, it is one of the
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least expensive available. It is a complete package
including a schematic drawing and capture section, a netlist
generator and a logic simulator. EE Designer is configured
to run on an IBM PC (or 100% compatible) or IBM PC/AT, and
in order to be genuinely useful a 20 megabyte hard disk is
required. The program is completely menu-driven; when
initially loaded it presents a menu offering the:
* schematic drawing routine
* schematic capture routine




The schematic drawing routine takes advantage of the
Enhanced Graphics Adapter in the PC- and AT-class machines
and produces quite good graphics. The screen area is
limited by the relatively small displays available to
desktop PC's (a thirteen-inch diagonal screen) but the
resolution within that area is acceptable. The drawing area
makes up the major portion of the screen with a keyboard
command line at the bottom and a menu bar along the right
side. Menu-bar items and commands are selected by clicking
a mouse-controlled pointer on the desired item. Zooming is
available in three fixed ratios (2:1, 4:1, and 8:1); other
ratios and mouse-selected viewing areas are not supported.
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The display is in color so readability is quite good. With
a color plotter, of which several are supported, EE Designer
can produce photo-ready artwork.
There is a large repertoire of standard TTL parts as
well as several basic CMOS gates available to the user; in
addition, EE Designer allows custom circuits to be added to
its library. Its simulator is adequate but not particularly
quick. It operates considerably slower than the Valid-
enhanced PC/AT to be discussed below, but to offset this it
does not require the purchase of an expensive coprocessor
board.
This is not a particularly easy package to use.
Although menu-driven, the user interface can be confusing
since it is often unclear (as in many menu-driven systems)
as to how to move from one section of the program to
another. Some commands require the user to return to the
main menu, others do not. While in drawing mode, many of
the more important commands must be entered from the
keyboard rather than selected from the menu bar; however, to
enter a keyboard command requires that the keyboard first be
enabled (this is done by selecting "KEYBOARD" from the menu
bar with the mouse, then pressing RETURN on the keyboard).
There are three manuals covering all of the various
commands but almost no examples showing their use; for a
program as complex as EE Designer this is an unfortunate
omission. To summarize, EE Designer can be a highly useful
1 1
program, but the prospective user should be forewarned that
the learning curve will be steep. The reward is a powerful
tool at probably the lowest price available for a
commercial-grade product.
2. DASH
Another contender in the PC/AT-based CAD workstation
market is FutureNet's DASH program. DASH offers similar
features to EE Designer, but has the look of a much more
highly-polished package. It ought to--in order to do all
that EE Designer can (schematic draw/capture, netlist,
penplotting and simulation) will require an investment of
$17,330. This is, of course, after the customer has already
acquired a $6000 IBM PC/AT system with a 20-megabyte hard
disk, Enhanced Graphics Adapter and long-persistence color
monitor
.
Once all the money has been spent, the user will
have a very sophisticated logic design tool available. The
user interface is very smooth, combining a menu bar/mouse
interface with the conventional keyboard commands. DASH
slips easily from module to module, and although menus are
employed they operate in a much more sophisticated fashion
than EE Designer. Invoking a menu causes a window to be
placed on the screen with the available choices; picking one
of the selections will place another window on the screen
with the subchoices for the selection just made. Thus, the
user is not only aware of which command is active, but where
12
he or she stands in relation to the other commands. The
effect is not unlike the windowing user interface of the
Macintosh and related machines--the
. feel of the program is
quite intuitive and the learning curve is consequently much
less steep.
Unfortunately, in the area of simulator performance
it is obvious that the host machine is a 6 megahertz IBM PC-
AT. EE Designer should be able to simulate circuits just as
quickly as DASH for much less money; however, neither is
overly fast. In short, DASH is an excellent tool but it is
difficult to justify the steep entry price.
3. Valid PC/AT
The reason it is difficult to justify the entry
price for DASH is this machine. For about two-thirds the
price, Valid Logic Systems places a coprocessor board into
the IBM PC/AT (or 100% compatible) with additional memory,
installs the UNIX operating system and its GED (Graphics
EDitor) and simulator software and produces a significantly
faster machine. The coprocessor board offers the National
NS32032 microprocessor which is several times faster than
the Intel 80286 of the host PC/AT; the result is a
significantly faster simulation. Operation of this machine
is identical to the Valid SCALDstar workstation discussed
below; the major difference is the host machine and the
display (the IBM uses a 13-inch, 640 x 400 pixel display).
The major difference between the SCALDstar and the
Valid PC/AT is the appearance of the simulation results--
1 3
while the SCALDstar (and the above two packages) produce a
detailed graphical plot of the output waveforms, the Valid
PC/AT uses a simple ASCII-character display. For instance,
a square wave would appear as:
<variable name>: ^*aa«a.* a ^ ^
This is less than impressive considering the caliber of the
GED displays and the capabilities of the hardware employed.
It seems doubly unfortunate when one considers that an
accurate plot of the simulation results are, in the end,
much more important than a tidy circuit drawing since if the
circuit fails to operate correctly, the design effort was
largely wasted.
4. Valid SCALDstar
The Structured Computer-Aided Logic Design (SCALD)
concept was developed at the Lawrence Livermore National
Laboratories "specifically to address the new needs of the
logic designer. It consists of both a design method and a
set of hardware and software tools to support that method"
[Ref. 4, p. 135]. The hardware tool is the MC68000-based
SCALDstar workstation from Valid Logic Systems. This is one
of the first microprocessor-based CAD workstations and
represented a significant departure from the previous norm--
graphic terminals attached to a mainframe or large
minicomputer (such as a VAX-1 1 )
.
The SCALDstar is based on the Intel MultiBus; the
MC68000 operates as a file server and cluster controller for
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the Intel 8086 processors with which the graphics displays
and simulations are performed. The ECE Department's two
SCALDstars are fairly representative installations in that
each possesses four megabytes of main storage, seventy
megabytes of fixed disk storage and a magnetic tape
cartridge for archival use. The Department's machines are
further equipped with Ethernet links so that drawings and
other data may be exchanged between them. The SCALDstar
employs a 1 9-inch monochrome screen for circuit design work
(a second 19-inch color monitor is used in custom design of
the actual silicon with a different set of software tools).
This monitor supports 1024 x 1024 pixel resolution,
equivalent to almost twice the horizontal and nearly three
times the vertical resolution of conventional microcomputer
displays. Consequently, the level of visual detail in the
graphic editor is most impressive.
The software tools provided are highly-developed
(the Graphic EDitor, or GED, is in Version 8.0) and highly
capable. GED ' s display area is immense, with a row of
mouse-selected menu options along the right side and a
command line along the bottom. Display modes are endlessly
flexible; the user can flip, rotate, invert and show
alternate versions of circuit elements. Also, GED is
surprisingly easy to use for a program of its complexity.
The mouse-based interface is fairly easy to learn and there
are few routinely-used commands in GED that are not
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available as menu selections (as opposed to EE Designer,
where few of the commands are available as menu items).
Preparing a completed circuit for simulation can be
done in two ways:
* by selecting the SIMULATE command from GED ; this
causes GED to invoke the circuit compiler and set up
the simulator screen.
* by exiting GED, performing the circuit compilation
manually and entering the simulator directly.
The tradeoff between the two methods is speed (and
to a lesser extent, display capability). SCALDstar is a
multitasking machine based on the UNIX operating system; if
the simulator is called from GED, GED remains active while a
new process, corresponding first to the compiler and then
the simulator, is launched. The advantage of this is that
signals the user wishes to observe may be "picked up" with
the mouse and "dropped" into the simulator window; as noted,
this makes for a very intuitive, easy to use tool. However,
he or she pays dearly for this convenience in terms of
execution speed. Further, with most of the window taken up
by GED, only a few lines may be observed on the simulator at
a time. If the user wishes to forsake a bit of convenience,
invoking the circuit compiler and simulator directly will
yield a dramatic increase in execution speed. This is
particularly significant for large circuits where
compilation times of fifteen to twenty minutes (or in some
cases, much, much longer) might otherwise result. As an
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added benefit, the entire screen is now available to observe
circuit lines; as many as forty separate lines may be
displayed at once.
The simulator operates fairly quickly but it will
not operate as fast as the PC/AT machines; while the AT ' s
,
even without a coprocessor, are equipped with 80286
processors, the SCALDstar is operating an 8086. Even in the
best of circumstances, the older 8086 will simply not be
able to keep pace with the newer nicroprocessor.
Finally, the item having the greatest impact on the
SCALDstar at the present time is its 550,000 price. Even
with the caliber of software provided, which is frankly
exceptional, newer, faster and cheaper machines are
arriving
.
5 . ISI Graphic Workstation
In its class, where the benchmark is the Sun
graphics workstation, this is perhaps the most impressive
new machine on the market. From Integrated Solutions, this
$30,000 workstation is based around the Motorola MC68020 32-
bit microprocessor and is equipped with the MC68881 floating
point processor. The Department has acquired three of them,
two with 70 megabyte fixed disks and the other, which is
employed as the master and file server, is fitted with 120
megabytes of fixed disk. Each machine has four megabytes of
main storage, an Ethernet link, an interface to a high-
resolution color graphics plotter and other minor equipment.
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Like the SCALDstar, its display resolution is a full 1024 x
1024 pixels but in color as well. The ISI Workstation runs
BSD 4.2 Unix as its native operating system with both the C
and Bourne shells provided. In addition, it offers a
desktop-type iconic user interface that can support up to
eighteen concurrently operating tasks, each in its own
window. This machine offers a substantial percentage of the
VAX-1 1/780' s computational power and offers tremendously
exciting capabilities for the designer (for a price, of
course )
.
The Department presently has the Berkeley MAGIC VLSI
design tools implemented on the ISI's. Although MAGIC is
intended for custom design at the level of silicon, these
machines are more than capable of supporting a gate-level
design package. It is significant to note that MAGIC was
developed for, and intended to run on, the VAX-1 1 family.
The fact that these tools are operating on the ISI
workstations with little loss in performance is an
indication of just how much capability has been designed
into the ISI machines.
18
II. THE MULTISIM PACKAGE
A. BACKGROUND
Unfortunately, two common threads link all of the
previously-discussed workstations and software packages:
they are either prohibitively expensive, irritatingly slow
or both. Schools, particularly, are hurt by the inability
to afford more than a handful of Sun-caliber machines for
laboratory use. Further, the lackluster performance of
existing simulation routines make these already crowded
machines even busier as the students must schedule long
sessions on slow machines. (This is precisely the situation
faced by the Department over the two SCALDstar workstations.
To help improve matters, the Department was able to procure
only an additional three ISI workstations.)
Distilling the above discussion, a clear requirement
emerges--a fast simulation algorithm that can run on
inexpensive, easily-obtained hardware.
The explosion that brought the Sun, the ISI and IRIS to
the marketplace has not neglected the lower end of the
spectrum, either; it is arguable that the most dramatic
progress has been made in the so-called "personal"
computers. Sixteen bit processors, fixed disk drives and
acceptable graphics are now the rule rather than the
exception in such machines. Best yet, the current crop of
1 9
personal computers carry extremely attractive price tags;
for the price of one SCALDstar, it is possible to buy twelve
IBM PC-AT machines, each with a megabyte of main storage and
twenty megabytes of fixed disk storage. Clearly, the
hardware portion of the requirement has been met.
B. THE TOOLS
During the period from 1981 through 1985, as his
doctoral research at the Washington State University, Ausif
Mahmood constructed a VLSI logic simulator that had been
developed by Dr. H. B. Rigas. This simulator is based on
Ulrich's Algorithm [Ref. 5], which exploits the fact that in
a typical circuit, only about 2.5% of the various elements
that compose the circuit will change state at any instant.
Thus, only those elements whose states are actually changing
need to be modeled and the rest may be ignored. The
resultant "event-driven" simulation operates- approximately
forty times faster than an exhaustive element-by-element
("compiler-driven") simulator with no loss in accuracy.
Further, the simulator is capable of multilevel
operation. Circuit elements are constructed hierarchically,
building complex modules out of simpler ones, and this
process may be carried to an arbitrary number of levels.
However, when simulating such a circuit, the user is faced
with an important question--how detailed does the simulation
need to be? Is the high-level description adequate? If
not, the circuit description language allows the user to
20
expand a module to any level of detail, even to the most
basic primitives that compose each submodule.
There are three components to the simulation system,
called MultiSim:
* The VLSI-Oriented Hardware Language, or VOHL
.
This is the syntax used to describe a circuit to
the simulator;
* The circuit compiler . This is a separate program
from the simulator, and translates the VOHL
circuit description into the data structures used
by the simulation program; and
* The Timing Wheel simulator . This is the event-
directed simulation program.
Both the compiler and simulator are written in the C
programming language, and the original target machine was
the VAX 11/780 minicomputer running the BSD 4.2 UNIX
operating system.
1 . VOHL Syntax
The VOHL description language is a user's tool to
describe digital circuits to the compiler (a complete
discussion of VOHL is contained in Mahmood [Ref. 6, pp. 161-
170] with a reference card in Appendix A). Figure 1 is a
typical VOHL circuit, in this case describing a JK flip-
flop. The MODULE keyword identifies the beginning of a new
module, with the INPUTS and OUTPUTS to the flip-flop listed
following the appropriate keywords.
The TYPES keyword is used to declare variations on
system primitives. For example, several different NANDs may
be declared with their parameters subsequently set by the
21
MODULE: JKFF;
INPUTS: J, K, CLK;
OUTPUTS: Q, Q'
;
TYPES: INTERNALS: S1 , R1
;
{
S1 = NANDTHR(Q' , J, CLK);
R1 = NANDTHR(CLK, K, Q);











Q = NAND(S, Q' )
J




Figure 1 . A J-K Flip-Flop in VOHL
MODULE: JKFF;
INPUTS: J, K, CLK;
OUTPUTS: Q, Q'
;
TYPES: INTERNALS: S1 , R1
;
{
S1 = NANDTHR(Q', J, CLK);
R1 = NANDTHR(CLK, K, Q);
Q, Q' = RSCELL (S1 , R1 )
}
DEFINE: NANDTHR: RISEDELAY ( , ) =3
;




PRINTOUT: J, K, CLK, Q, Q'
END;
Figure 2. The J-K Flip-Flop
Using Expansions
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DEFINE keyword (discussed below). The INTERNALS keyword is
used to declare "scratchpad" variables (those which are
neither inputs or outputs).
Note that in the circuit description, each statement
is of the form:
output variable = primitive name (input variables) ;
where the primitive name corresponds to a logical function.
The compiler is not equipped to evaluate subexpressions
within the input variable list, as this could quickly become
a hopeless task; therefore, the internal variables act as
"placeholders" for use in later expressions. For example,
in the JK flip-flop, since the expression
Q , Q ' = RSCELL ( NANDTHR ( Q ' , J , CLK ) , NANDTHR ( Q , K , CLK )
)
is too complicated, it is broken up into the form shov/n.
The circuit body is preceded by the opening brace
and followed by the closing brace.
After the circuit body of the main module come the
simulation control specifications. It is possible to DEFINE
parameters of primitives, such as rise or fall delay, for
more detailed analysis or for fault investigation.
Primitives may also be EXPANDed to any lower level, all the
way to AND-OR-INVERT gates if desired. Parameters may also
be specified for the EXPANDed primitives if the user wishes.
Figure 2 illustrates how these particular keywords are used;
in this example the RSCELL is assumed to be a library
primitive, so its description is not included after the J-K
flip-flop.
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The INITIALIZE keyword is used to set up initial
conditions for the circuit. Both internal and output
variables may have values preassigned in this manner.
Lastly, PRINTOUT specifies the variables to be displayed
during simulation.
Note that submodules may be included in the VOHL
description-- just as a large program is constructed of less
complex procedures (which may themselves be made of sub-
procedures, and so on), a complex circuit may be built up in
precisely the same fashion. The submodules are included in
order of precedence, with the higher-level circuits
preceding the lower.
2 . Compiler
After creating a VOHL circuit as an ASCII text file,
the user invokes the compiler. The compiler performs three
tasks in the following sequence:
* checks for requests to expand a primitive to greater
detail
;
* performs any such expansions as macro substitutions
of low-level VOHL code, and performs macro
substitutions of user-defined submodules;
* parses the resulting single-level VOHL circuit and
builds the data structures used by the simulator
(discussed below).
Expansion requests come in two forms: explicitly, by
the user issuing an EXPAND keyword; or implicitly, by the
inclusion of submodules in the VOHL circuit. In the first
case, the compiler scans the VOHL circuit for EXPAND
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keywords; if any are found, the module names in each EXPAND
line are placed in an "expand table." The compiler checks
the second case by scanning for additional MODULE keywords
corresponding to user-defined submodules; any that it finds
are also added to the expand table. In addition, the
compiler moves the structural descriptions of these
submodules into a temporary library for use as described
below. It is significant to note that an EXPAND keyword
will only carry out expansions to the next lower level; if
further expansion is required additional EXPANDS must be
issued.
As an example, Figure 2 shows a JK flip-flop that
contains an RS flip-flop as one of its elements. Here the
user is interested in examining the behavior of the JK while
paying particular attention to the RS, hence the expansion
request for the RS flip-flop. Note that particular values
for the components making up the RS have been called for as
well. When the compiler encounters this circuit, it will
trap the EXPAND keyword and place RSCELL in the expand
table.
Observe that at this point, although the first steps
have been taken in the expansion process, the user's VOHL
circuit is still in hierarchical form. The next step is to
expand the hierarchical representation into a single level;
this is done by using the lower-level modules marked in the
expand table as macros. For system primitives, the lower
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level modules will be found in the auxiliary file STRUC, and
for user-provided submodules the descriptions will be in the
compiler-generated temporary library. The compiler enters
the appropriate library to extract the submodule definition,
then substitutes the submodule code for the original circuit
line
.
Again considering the JK flip-flop, since the RSCSLL
is in the expand table the compiler substitutes its VOHL
structural code for the expression
Q, Q ! = RSCELL(S1 , R1 )
;
The RSCELL's parameter list in the circuit expression is
matched with the structural code's INPUTS and the output
variables are matched with the structural code's OUTPUTS.
MODULE: JKFF;
INPUTS: J, K, CLK;
OUTPUTS: Q, Q' ;
TYPES: INTERNALS: S1 , R1 ;
{
S1 = NANDTHR(Q', J, CLK);




Q' = NAND(Q, R1 )
}
DEFINE: NANDTHR: RISEDELAY ( , ) =3
;




PRINTOUT: J, K, CLK, Q, Q'
END;
Figure 3. The Expanded JK Flip-Flop
Generated from Circuit of Figure 2
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Performing the substitution produces the circuit shown in
Figure 3; note that the RSCELL has been replaced by a pair
of NANDs. Also, since the RSCELL no longer appears, the
simulation control specifications that applied to the NANDs
in the EXPAND line have been moved to the DEFINE line
instead.
In order to better understand the actual compilation
phase, it is first necessary to introduce the concept of the
descriptor record. These records describe how the
components that make up the circuit are interconnected as
well as the behavior of each component. Figure 4 represents
a single record; the various fields include the type of
primitive function the record describes (an AND gate, for
instance), pointers for up to two inputs and fields for
their values, such parameters as rise and fall delay,
technology type, fanout and so on. The header pointer is
used to tie the descriptor records together. Not shown in
Figure 4 is a field for an extension pointer. A single
record can handle only two inputs and one output, but a
primitive function may have an arbitrary number of inputs or
outputs. To expand the number of inputs and outputs,
several records are used to describe the primitive. For
example, a three input NAND gate requires two records--the
first two inputs are handled in the first descriptor and the
third is placed in the second descriptor (the extra input

















Figure 4. The Descriptor Record
[Ref. 6, p. 42]
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There is also a degenerate case of the descriptor
record; this is the "read-input" function. It uses only one
of the input fields and performs no logical function--the
input is simply passed as an output to the next descriptor
in the list. This descriptor, clearly, is used to represent
inputs to the circuit.
A simpler circuit than the JK flip-flop will be used
to demonstrate the compilation phase; this is the four-gate
combinational circuit shown in Figure 5 in both schematic
and VOHL form. Figure 6 demonstrates how the descriptors
are linked together. From start to finish, the compiler
assembles the descriptor interconnections in the following
manner
:
Compiler reads X1 = AND(A, B);
1
.
A "read-input" descriptor is built for input A,
then another is built for input B. Each header
pointer is initialized to point back to the
respective descriptor.
2. A Type-1 (AND) descriptor is built for the AND
gate C. Since C has only two inputs and one
output, no additional descriptor is needed and the
extension pointer is left as NULL.
3. Since A is an input to the AND gate C, A's header
pointer gets the address of C. Further, since A
is used nowhere else, C's Input-#1 pointer is
pointed back at A.
4. Likewise, B's header pointer gets the address of
C. At this point, B is not used anywhere else












X1 = AND(A, B)
;
X3 = OR(X1 , B)
X2 = INVERT (XI )
;
Q = OR(X2, X3)
}
DEFINE: ;
INITIALIZE: X1=0, X2 = 0, X3 = 0;
PRINTOUT: A, B, Q;
END;
Figure 5. The Four-Element
Demonstration Circuit
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Figure 6. Descriptor Interconnections
for the Demonstration Circuit
[Ref. 6, p. 43]
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Compiler reads X3 = 0R(X1, B);
1. A descriptor is built for the OR gate E. As with
the AND gate, no extension descriptors are
necessary.
2. B is an input to E, so the pointer loop B. header
--> C, C.input2 --> B is broken to insert the gate
E. C's Input-#2 pointer is given the address of
E, then E's Input-#2 pointer is given the address
of B. Thus, the pointer loop is now B. header -->
C, C.input2 --> E, E.input2 --> B.
3. E also takes the output of the gate C as an input,
so C's header pointer gets the address of E. As
yet, no further connections with E need to be made
so E's Input-#1 pointer points back to C.
Compiler reads X2 = INVERT(X1);
1
.
A descriptor is built for the inverter D.
2. C is also used as an input to D, so the pointer
loop C. header --> E, E.inputl --> C is broken to
insert the inverter. The new pointer loop is
C. header --> D, D.inputl --> E, E.inputl --> C.
Compiler reads Q = 0R(X2, X3 ) ;
1 A descriptor is built for the OR gate F.
2. Since D is an input to F, D's header gets the
address of F. F's input-#1 pointer points back at
D.
3. Likewise, E's header gets the address of F, and
F's Input-#2 pointer points to E.
Compiler reads simulation control specs.
Compiler reads END; and stops.
Note that the OR gate F's header pointer still
points at itself. Therefore, F is not used as an input by
anything; it must be a circuit output. In this case it is
the only circuit output, so all of the other header pointers
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have values other than the descriptor records of which they
are a part. Note also that the pointers are arranged in
loops. This is a convenient way of identifying the end of a
list while traversing--if the start point is reached the
traversal is complete.
3 . Simulator
Each of the pointer loops built by the compiler
corresponds to an "activity stack" [Ref. 6, p. 16] in the
simulator. A state change in a circuit element causes the
pointer loop (activity stack) originating from that element
to be flagged as "potentially active" [Ref. 6] and scheduled
for evaluation. The simulator checks all of the activity
stacks, in order, for any elements requiring evaluation;
after all the stacks have been checked the cycle repeats
until all circuit inputs have been exhausted. Because of
this cyclic behavior the simulation algorithm has been
dubbed the "timing wheel" [Ref. 6, p. 18]. The great power
of this algorithm reveals itself in that those stacks not
marked for evaluation may be ignored; as noted earlier, most
of the time only about 2.5% of the circuit elements in an
average circuit are actually changing state. The result is
better than an order-of -magnitude speed increase over an
exhaustive simulation.
Using the example of Figures 5 and 6, altering the
input A will result in the AND gate C being marked as
"potentially active" and scheduled for evaluation. However,
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if input B is altered then both C and the OR gate E must be
scheduled, since both gates are in the pointer loop
(activity stack) beginning at B. Thus, the activity stacks
originating at both gates are marked "potentially active."
Assuming that changing B caused an output change at C, D
becomes potentially active, and so on.
If C did not change, however, D will not become
potentially active and may be ignored. Likewise, E will not
become potentially active unless made so by a change at B.
If this is the case, the simulator may quickly skip over
them to subsequent activity stacks.
C. THESIS STATEMENT
The compiler and timing wheel simulator form the
software nucleus of a high-powered CAD/CAE system. Though
originally developed on a small mainframe, the attraction of
placing this kind of power into the new breed of sixteen-bit
desktop microcomputers is irresistible. Further, since both
the compiler and simulator are in their original versions
and lack a number of features (most notably the ability to
add additional primitive cells to the library), installing
such features is of great importance to improve their
usefulness
.
To these ends, it is the purpose of the research
described in this thesis to:
* install the MultiSim system with its VOHL compiler




* install library addition routines into the compiler;
* improve the user interface to MultiSim to both ease
its use and increase its flexibility; and




A. PORTING TO A MICROCOMPUTER
The first step in building the microcomputer-based
CAD/CAE system was to port the source code for the VOHL
compiler, the timing wheel, and the various auxiliary files
onto a microcomputer. The IBM PC-AT was selected due to its
wide acceptance and reasonable price.
The development environment for the Computer
Laboratory's PC-AT systems includes the Microsoft MS-DOS
operating system (version 3.1), the Mansfield Software Group
KEDIT programming editor (version 3.51), the Lattice C
compiler (version 3.10) and the Digital Research GEM
(Graphic Environment Manager) system. The communications
software used to perform file transfers with the VAX is
Simterm; the initial downloads of both the VOHL compiler and
simulator were performed with this program. In addition,
Hayes Smartcom II is available for communication with the
VAX when VT-100 terminal emulation is required.
For hardware, the development machine contains an Intel
80286 with an 80287 FPU, one megabyte of main storage,
twenty megabytes of fixed disk, one high-density and one
normal double-density floppy disk drive. The machine is
also equipped with the Enhanced Graphics Adapter (EGA) and
long-persistence monitor.
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The original author's choice of C as the implementation
language paid rich dividends during- the porting process, as
it was ultimately necessary to change only two lines of C
source code (excluding file pathnames) out of almost two
hundred thousand bytes of code to enable the two programs to
run successfully. The offending lines dealt with ASCII
string input; in BSD 4.2 C, it is possible to read strings
and numbers in the same logical line using f scanf--Lattice
apparently (though this is not documented) requires that
strings and numbers be read with separate fscanf statements.
Beyond flattering Dr. Mahmood ' s coding techniques in using
standard structures and statements, the experience was a
most impressive display of the portability of C code across
major system boundaries.
Though the IBM PC-AT is equipped with a fixed disk, for
speed considerations it proved desirable to exploit the
virtual-disk capability of the machine. (A virtual-disk is
a block of main memory that operates as an extremely-high-
speed disk. ) The VOHL compiler performs large numbers of
disk accesses, and even with the fixed disk execution speed
was rather less than desired. Also, it is desirable to
maintain a consistent user interface to the MultiSim system;
the commands to invoke the compiler and simulator directly
require different parameters in different forms, which risks
confusing the user (particularly a student in a laboratory
setting) and increases the possibility for error.
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Accordingly, an MSDOS shell was built around the two
programs with the following features:
1
.
It enables both the compiler and simulator to be
invoked by a single command, MODEL. MODEL has two
parameters, the name of the circuit to be modeled
and the operation to be performed. There are
three options:
E: End-to-end. The shell will invoke the
compiler for the named circuit, then cause
the simulator to execute. For the
simulation, there must be a file of circuit
inputs available with the same name as the
circuit with a ".IN" extension. The results
of the simulation will be piped to the
screen, as well as saved in the file <circuit
name> .OUT.
C: Compile only. The shell will invoke the
compiler for the named circuit. The results
will be saved as <circuit name>.SIM.
S: Simulate only. The circuit must have been
previously compiled so that the .SIM file is
available; also, the input file (.IN) must
also be present. The simulation results will
be in <circuit name>.OUT.
For example, if the JK flip-flop of Figure 1
was saved in the file JKFF, it could be
ccmpiled with the command:
MODEL JKFF C
to see if there were any errors in the VOHL
syntax. If the inputs to the circuit are
contained in the file JKFF. IN, the command:
MODEL JKFF E
will compile the VOHL description, then
perform the simulation and return the results
in JKFF. OUT.
2. It moves all of the various working files, the
VOHL circuit description and the circuit inputs to
the virtual-disk. Upon program termination, the
shell copies all appropriate files back to the
fixed disk for permanent storage.
38
The compiler was modified to address all files from the
virtual-disk, as was the timing wheel. Table 1 indicates
the speed gained by utilizing the virtual-disk for a complex
circuit; the execution time on the Department's VAX 11/780
is also provided for comparison. As may be observed, using
the virtual-disk, execution times quite favorable to the VAX
are now possible on a desktop computer costing only a few
thousand dollars, heralding a very exciting new dimension in
computer-aided design and engineering. No longer is it
necessary to spend exhorbitant amounts of money for
extremely powerful design tools--such tools may now be had
by small companies and schools, perhaps even individuals,
on off-the-shelf equipment available at any computer store,
and at extremely attractive prices. By way of comparison,
the Department's two Valid SCALDstar workstations cost




(400 gates, 100 clock cycles)
IBM PC-AT IBM PC-AT VAX 11/780
fixed disk virtual disk
compile 3:51 1:49 3:00 (average)
simulate :05 :05 :05 (average)
All of the above times were obtained with a stopwatch;
the VAX execution times varied with the load on the system,
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so the average of many passes is shown. The execution times
on the single-user, single-tasking IBM PC-AT never varied
more than one second from the times shown.
B. ENHANCEMENTS
The more challenging work commenced after the programs
were successfully ported to the IBM PC/AT. Though powerful
and versatile, the tools still possessed significant
limitations. While they were chosen on the basis of their
usefulness, there were only fifteen available primitives.
There was no simple way to add additional circuits to the
library although the original design made provisions for
future additions in the design of its various data
structures. Finally, all user interaction with the programs
were text-only; the compiler accepted a VOHL circuit
description in the form of an ASCII text file as input, and
the timing wheel returned a table of outputs vs. time--
another ASCII file.
In many cases, a user prefers to draw a circuit on the
computer screen, selecting existing cells from the primitive
library and using the mouse to make cell connections. The
compiler could then capture the circuit schematic from the
screen and compile the circuit in the normal fashion. The
user would also be provided the option to save the new cell
as a primitive. The timing wheel would then model the
behavior of the circuit, but instead of returning a table of




The idea of a graphical user interface was certainly
fascinating but it quickly proved to be unmanageable. The
currently-available graphical programming environment for
the IBM PC family is the Digital Research GEM system;
unfortunately, this is a highly immature system with
virtually no documentation for its hundreds of complex
function calls. Further, it possesses significant
limitations for use as a foundation for CAD tools:
* While it is possible to move about in a display
"window", as if looking over different areas of a
circuit layout, there is no capability for zoom-
in/zoom-out .
* There is no way to build "hooks" or "handles" onto a
bit image such as a NAND gate, where GEM can detect
that an input line or output line (as opposed to the
entire image) has been selected.
* There is no way to flip, rotate or invert images
using GEM function calls.
* Most importantly, though GEM is itself written in C,
it requires assembly-language bindings to the
various C compilers available for MS-DOS (including
Lattice). At present, only the "small-memory-model"
bindings are available; these bindings allow only a
64K partition of memory for all code, data, stack
and heap space.
The GEM code merely to open a window on the screen uses
nearly all of that 64K allotment--the VOHL compiler alone
already requires the large memory model (up to one megabyte
address space for code and data). The large-model bindings
are promised as updates to the GEM distribution but were not
available in tirre for use in this project.
Accordingly, most of the effort was directed at
implementing the library addition routines. The addition
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routines, too, required a fresh evaluation of the compiler
and simulator. In the interest of speed, the simulator
maintains two representations for each primitive cell:
* the structural description. The structural
- description for the primitives is in VOHL code, with
which the primitive's behavior may be precisely
modeled; and
* the block description. The block description
includes C-language procedures to simulate the
overall behavior of the primitives, rather than the
precise detail of every subelement. Detail of
simulaticn has been exchanged for execution speed.
The block description also includes a block delay
matrix for each primitive; this is a table of delays
from each input of the primitive to each output and
is maintained in the auxiliary file BLDEL.
The block-description procedures are maintained in a
separate file called BLOCK which is included into the
simulator at compile-time. Unfortunately, since the block
procedures are declared and accessed in the simulator by
name
,
making changes to BLOCK requires that the entire
simulator be recompiled. Likewise, the primitive names are
similarly "hard-coded" into the VOHL compiler in the file
PRIMS; altering this file requires recompiling the VOHL
compiler. This is obviously unacceptable, particularly for
a CAD package intended for students in the laboratory, where
frequent additions to (and subsequent deletions from) the
primitive library are the rule.
The recompilation obstruction was circumvented by
divorcing MultiSim's names for the primitives from the
user's name for them. This is done by providing two name
fields in each primitive description, one for use by the
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system internally, and the other for the user's name for the
cell. In addition to the fifteen provided primitives, an
additional forty are declared but left with NULL
descriptions until added later by the user. In this way,
the programs can still address them by their (internal)
names, their actual descriptions may be kept in separate
data files until needed at runtime, and recompilation is not
required for structure-only additions. The most visible
manifestation of the new approach is the file PRIMITIV.DAT
(Figure 7). This is a new data file containing five fields:
* the user-defined name for the primitive
* number of inputs
* number of outputs
* type of description available ( O=block-level
,
1 =structural , 2=both)











SRBLOCK 3 3 2 1





Figure 7. PRIMITIV.DAT file
with sample primitives
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As noted previously, there are two types of primitive
descriptions (block- and structural). However, in the
interest of flexibility, it is no longer necessary for both
to be available at the same time. It is possible to have
library primitives described only by their VOHL structural
code; circuits thus described will always be expanded.
Likewise, primitives may be described in terms of their
block behavior exclusively--however , it will not be possible
to expand such primitives. Thus, there are now effectively
three cases for primitive descriptions, corresponding to the
method chosen for adding each primitive to the library:
The first consists of both the structure (in VOHL) and
block behavior (C-language procedure with block delays); the
fifteen original primitives are described in this fashion.
This is the conventional form of cell addition, and is
invoked by prefacing the module to be added with the keyword
ADDLIB. The user is expected to supply the block-level C
language procedure, and the structural definition is, of
course, contained in the user's VOHL program. The compiler
calculates the block delays itself.
In the second case, the user may not be interested in
the block behavior of the circuit--it may be a critical
component, and its behavior must be completely known in
maximum detail at all times. For such a case, the block
descriptions may be omitted; this process is called a
structure-only addition. To perform this addition, the
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module in the VOHL circuit to be added is prefaced with the
keyword ADSTRUC.
Finally, if the circuit is very complex, or it is not
necessary to completely specify every element of its
behavior, the structural description may be omitted and the
block description will always be used whenever reference to
the circuit is made. This block-only addition is made by
marking the circuit to be added with the keyword ADBLOCK
.
C. STRUCTURE-ONLY ADDITION
Due to time constraints, the structure-only addition is
the only method presently fully-installed into the compiler.
The design considerations for block-only and complete
addition may be found in Chapter 5, Future Research.
If structure-only additions are called for, the compiler
opens a file and stores each new VOHL cell description there
(several cells may be added at once, as long as each one is
composed only of previously-defined primitives). It also
strips off the addition keywords so that the circuit may be
compiled normally. Once the circuit has been completely
scanned for addition requests, compilation then proceeds in
the usual manner. After compilation, the new cells'
structural descriptions are added into the STRUC auxiliary
file. Their user-defined names, number of inputs, number of
outputs, and the "structure-only" flag are added into
PRIMITIV.DAT for future reference.
Figure 8 illustrates a four-bit adder composed of
single-bit full adders, which are in turn made up of half
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adders. In this circuit, it is desired to add the half
adder as a cell primitive, hence the ADSTRUC keyword placed
just prior to the MODULE keyword of the half adder. Figure
9 shows the user circuit immediately prior to entering the
actual compilation; the ADSTRUC keyword has been removed,
and the half adder has been stored in the auxiliary file
NEWCKTS.VHL. Once compilation is complete, the compiler
enters NEWCKTS.VHL, detects a structural addition request
from the keyword (which was left in place for this purpose),
and makes the additions to PRIMITIV.DAT and STRUC (Figures
10 and 11 respectively).
D. USING THE ADDITIONS
Adding a structural description to the library is a
straightforward process, but what is not so simple is making
use of the cells thus added. Unless told to do otherwise
with the EXPAND statement, MultiSim will use the block
description for the primitives in the interest of speed.
Due to the manner in which the compiler is built, it is not
possible to intercept a call to a block procedure which is
not present in the block library once compilation starts--
the structural description must be available beforehand. To
compound the problem, structure-only descriptions may be
arbitrarily-many levels deep. For example, consider again
the four-bit-adder of Figure 8. If both the full adder and
half adder are in the primitive library, it is perfectly
correct to describe the circuit as in Figure 12.
46
MODULE: FOUR_BIT_ADDER;
INPUTS: AO, A1 , A2 , A3, BO, B1 , B2 , B3 , CIO;
OUTPUTS: SO, S1 , S2, S3, C03
;
TYPES: INTERNALS: COO, C01 , C02
;
{
SO, COO = FULL ADD(A0, 30, CIO)





S2, C02 = full" ADD(A2, B2, C02)
S3,
}




INPUTS: A, B, CI;
OUTPUTS: S, CO;
TYPES: INTERNALS: X, Y, Z;
{
X, Y = HALF_ADD(A, B);
S, Z = HALF_ADD(X, CI);









S = EXOR(A, B)
;
CO = AND(A, B)
}
END;
Figure 8. The Four-bit Adder





A2, A3, BO, B1 , B2 , B3 , CIO;
OUTPUTS: SO, S1 , S2, S3, C03;
TYPES: INTERNALS: COO, C01 , C02;
{
SO, COO = FULL_ADD(AO, BO, CIO)
S1 , C01 = FULL_ADD(A1 , B1 , COO)
52, C02 = FULL_ADD(A2, B2 , C02
)





INPUTS: A,. B, CI;
OUTPUTS: S, CO;
TYPES: INTERNALS: X, Y, Z;
{
X, Y = HALF_ADD(A, B);
S, Z = HALF_ADD(X, CI);








S = EXOR(A, B)
;











S = EXOR(A, B)
;





Figure 9. New Module is Ready




AND 2 1 2
OR 2 1 2
NAND 2 1 2
NOR 2 1 2
INVERT 1 1 2
EXOR 2 1 2
ANDTHRE 3 1 2
NANDTHR 3 1 2
SRBLOCK 3 3 2 1
RETDBLO 6 5 2 1
ANDFOUR 4 1 2
NANDFOU 4 1 2
ORTHREE 3 1 2
ORFOUR 4 1 2
HALF AD 2 2 1 1









S = EXOR (A, B)
;
CO = AND(A, B)
}




INPUTS: AO, A1 , A2, A3, BO, B1 , B2 , B3 , CIO;
OUTPUTS: SO, S1 , S2, S3, C03
;
TYPES: INTERNALS: COO, C01 , C02 ;
{
50, COO = FULL_ADD(AO, BO, CIO)
51
,
C01 = FULL_ADD(A1 , B1 , COO)
52, C02 = FULL_ADD(A2, B2 , C02
)




Figure 12. Four-Bit Adder
With Lower-level Cells as Primitives
Since neither the full adder or half adder have block
descriptions, the structural descriptions must be made
available as if an expansion were being performed on both
submodules. This requirement led to a "precompiler" which
examines the circuit prior to the VOHL compiler proper. It
examines each function name, checking:
* first, to see if the function name corresponds to a
valid primitive.
* second, if so, it inquires as to whether the
structural description is the only one available for
this primitive. If this is also the case, the
precompiler passes control to a special "structure-
only" expansion routine.
The expansion routine enters the primitive structural
library and appends the description of the target primitive
to the user's circuit; in a sense, it works very much like
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the normal expansion procedure. However, unlike the normal
one this procedure is recursive--it is possible, as in the
case of the four bit adder, that the submodule just appended
also contains function names with structure-only
descriptions. The procedure must therefore examine the
newly-added module in exactly the same fashion as the
original circuit. If a module is found that fits the above
two criteria, it simply calls itself and repeats the append
process. The process stops when no function name fits the
entry criteria.
Continuing the example, the expansion routine sniffs at
the four-bit-adder of Figure 1 2 and notices that FULL_ADD
has only a structural description. It therefore extracts
the VOHL description of the FULL_ADDer and appends it to the
end of the four bit adder circuit (Figure 13). (As the
routine encounters subsequent references to FULL_ADD, it
simply skips to the next line; only one copy of each
submodule is necessary.) However, as the routine scans
FULL_ADD, it likewise detects the HALF_ADDer, enters the
primitive library and appends the structural description of
the HALF_ADDer to the previous two cells. As the primitives
that make up the half adder are completely described, the
process may now stop leaving the circuit description of
Figure 14 as the version to be compiled.
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so, COO = FULL ADD( AO,
si
,
C01 = full" ADD(A1
,
S2, C02 = full" ADD(A2
S3,
}
C03 = full" ADD(A3,
MODULE: FOUR_BIT_ADDER;
INPUTS: AO, A1 , A2 , A3, BO, B1 , B2 , B3 , CIO;
OUTPUTS: SO, S1 , S2, S3, C03 ;











INPUTS: A, B, CI;
OUTPUTS: S, CO;
TYPES: INTERNALS: X, Y, Z;
{
X, Y = HALF_ADD(A, B);
S, Z = HALF_ADD(X, CI);
CO = OR(Z, Y)
;
}
Figure 13. The Adder After the




, A2, A3, BO, B1 , B2 , B3 , CIO;
OUTPUTS: SO, S1 , S2, S3, C03
;










C01 = FULL_ADD( A1
,
C02 = FULL_ADD(A2,













INPUTS: A, B, CI;
OUTPUTS: S, CO;
TYPES: INTERNALS: X, Y, Z;
{
X , Y = HALF_ADD ( A , B )
;
S, Z = HALF_ADD(X, CI);








S = EXOR(A, B)
;
CO = AND(A, B)
}





1 . Hashing Algorithm
As more features are installed into a program and
more of its capabilities are exercised, it is unfortunately
quite natural that some previously-undetected bugs should
crop up in the original version. To date, .MultiSim has
offered two.
The first was a minor bug in the hashing scheme that
the compiler and simulator used to uniquely identify input
and output variable names; the original hashing algorithm
was a single-level procedure that computed the hashvalue by
summing the ASCII codes of each character in the variable
name. Though simple and usually effective, this scheme can
produce collisions--f or instance, the variables A2 , B1 and
CO will all hash to the same value (A2 yields 65+50=115, B1
yields 66+49=115, CO yields 67+48=115). The corrected code
[Appendix B] stores the hashvalues in a small table and
checks a newly-generated value against this table. If a
match is found (e.g., two variable names hash to the same
value), a prime number is added to the newly-produced
hashvalue and the table comparison restarts. This process
repeats until no collision occurs, thus assuring that no two
variable names will produce the identical hashvalue.
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2 . Multilevel Expansion
The second bug was a bit more interesting. As
originally conceived, the EXPAND keyword was to enable the
user to call for a primitive to be expanded to any lower
level [Ref. 5]. As installed, however, issuing the EXPAND
will cause the primitive specified to be expanded only to
the next lower level (see also Chapter 3). In order for
multilevel expansion to occur, the compiler needs to check
each submodule to see if:
* the level called for has been reached, or;
* the expansion has been carried out to the depth
requested, but the named target primitive is not
contained in any submodule.
Further, the original library primitives were not
ordered in relation to each other; if, for instance, a full
adder were to be expanded into its constituent gates, there
was no way to tell how many levels deep the expansion must
go.
The first step in implementing true multilevel
expansion was to add a "level" field to each primitive
description (Figure 7 of Chapter 4). The level field
operates quite simply:
Basic gates, the lowest-level primitives, are
assigned level 0. Any element composed of level-0 gates is
therefore level 1 . If a circuit is composed of at least one
level-1 element it is assigned level 2, and so on. Thus,
the "level" field indicates where in the hierarchy each
primitive occurs.
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A recursive procedure [Appendix B] was built that
checks the constituent elements of a primitive to be
expanded. If the "destination" primitive is of a lower
level than a particular submodule, this submodule will be
expanded and the sutmodules that make it up will also be
checked. The process repeats until either all occurrences
of the "destination" have been found or all primitives of
the same level as the destination are reached. If the
latter occurs, the compiler alerts the user that it couldn't
find the destination and provides the option to either
continue anyway or to quit.
Consider the four-bit adder of Figure 15, and allow
the full adder and half adder to be completely-described
(e.g., both structural and block-only descriptions in the
appropriate libraries). In this case, it is desired to
expand the full adders into AND gates. Figure 16 shows the
full adder and half adder for reference.
As the compiler encounters the EXPAND: FULLADD: AND;
statement, it adds the full adder to the expand table and
enters the recursive routine. The routine examines the
three circuit lines of the full adder and discovers that two
of them are of a higher level than the AND gate (the two
HALFADD lines). Therefore the routine adds the half adder
to the expand table and calls itself again to examine the
half adder. The half adder contains an AND gate, and since
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ADDER4;
AO, A1 , A2, A3, BO, B1 , B2 , B3 , CIO;
SO, S1 , S2, S3, C03;







50, COO=FULLADD( AO, BO, CIO)
51
,
C01 =FULLADD( A1 , B1 , COO)
52, C02=FULLADD( A2, B2 , C01
)





INTIALIZE: CO0=0, CO1=0, CO2=0;
PRINTOUT: S3, S2, S1 , SO;
END;
Figure 15. The Four-Bit Adder
Showing Multilevel Expansion
MODULE : FULLADD;
INPUTS : A, B, CIN;
OUTPUTS : S, CO;















Figure 16. Lower-level Components
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the EXOR is also a level-0 gate the routine exits and marks
the search for ANDs as successful. Thus, after the routine
exits the expand table contains not only the full adder, but
the half adder as well, and the full adder will in fact be
expanded into AND gates in the process described in Chapter
3.
B. NEW FEATURES
1 . Primitive Cell Substitution
When developing VLSI circuits it is not uncommon to
integrate devices spanning several technologies. An example
of this is a RAM (Random-Access read/write Memory) module--
the memory cells will most likely be composed of CMOS or
NMOS, but the "housekeeping" circuits will in all
probability be TTL. Each technology has its strengths and
weaknesses, and the circuit designer may frequently be
interested in evaluating the effects and tradeoffs of each.
In addition, the phenomenon of skew is of vital concern in
many combinational as well as sequential circuits--here the
designer is interested in the effects of varying delays
along parallel circuit paths. Such delays may be caused by
gates whose propagation delays are nonuniform from gate to
gate; their effect is to cause signals which would
ordinarily arrive at a given point at the same time to
differ slightly, with occasionally serious consequences.
In an effort to model such phenomena, the original
MultiSim provided the EXPAND and DEFINE keywords to allow a
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user to specify individual parameters for the various
circuits composing the design. However, such definitions
are global; issuing a DEFINE for an AND gate, for instance,
causes all AND gates appearing in the circuit to possess the
defined characteristics. This poses no difficulty if the
user has built all of the modules and submodules; the TYPES
statement may be used to create a particular version of a
primitive and the DEFINE statement issued for the new
version (in the case of the AND, creating an AND2 of type
AND and DEFINEing the AND2).
Unfortunately, there is still the matter of any
higher-level primitives in the cell library. Consider again
the four-bit adder of Figure 15--if the adder is made a
structural primitive, then there is no way to change the
characteristics of the AND gate in the half-adder short of
issuing a DEFINE statement for the AND. Note that this will
have the effect of specifying parameters for all AND gates
in the entire circuit whether that was the intended effect
or not. For example, to model skewing in a sixteen-bit
adder it is most useful to specify four different types of
AND gates (one for the AND gate in each four-bit adder),
substitute these user-defined gates for the ones contained
in the primitive definition and observe their effects on the
output
.
Thus- was born the USING clause. The USING keyword
and its associated parameter list preface each VOHL circuit
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line where such a substitution is desired. In the four-bit
adder of Figure 17, the designer has altered the previous
design to specify a different EXOR and AND gate from the
defaults in two of the full-adders; it is suspected that
skewing might occur in the outputs of these two adders and
the effects of such skewing need to be determined. (As
before, in this example the full and half adders are assumed
to be fully-defined primitives.)
When the compiler is invoked, the circuit is copied
to a temporary file and any circuit lines with USING clauses
are delimited by special keywords (Figure 18). The user-
defined TYPES are saved in a special table, as are the
parameters to the USING clause. The level of the first
parameter in the USING clause is checked against the
function name in the circuit line; if the function name is a
primitive, and further, if the function is of higher level,
the clause handler issues an expansion request. Here is
revealed the greatest power of the USING statement--it is
possible to modify existing primitives at will, and the
process is completely transparent to the user.
This amended circuit is then passed to the original
compiler to be expanded into a single level as described
previously; however, the expanded code corresponding to a
line containing a USING will still be marked by the
delimiters (Figure 19). Note that although the first and
third lines of the original circuit, each containing a full
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MODULE : ADDER4;
INPUTS : AO, A1 , A2, A3, BO, B1 , B2 , B3, CIO;
OUTPUTS: SO, S1 , S2, S3, C03 ;
TYPES : EXOR : EXOR1 , EXOR2
;
OR : OR1 , OR2
;





OR1 ) : SO, CO0=FULLADD( AO , BO, CIO);
S1 , C01=FULLADD(A1 B1 , COO);
USING(NOEXP, EXOR2, OR2 ) : S2 , C02=FULLADD( A2 , B2 , COT);
S3, C03=FULLADD(A3, B3 , C02 ) ;
}





EXOR2: RISEDELAY (0,0) =3
FALLDELAY(0,0)=3
OR1 : RISEDELAY (1 ,0)=2
OR2 : RISEDELAY (1 ,0.)=3
INITIALIZE: CO0=0; CO1=0; C02=0
PRINTOUT: SO, S1 , S2, S3, C03;
Figure 17.
The Four-bit Adder With USING
adder, have been expanded into the low-level
interconnections composing the full adder, the two "lines"
are still detectable by merely sensing the delimiters.
This is, of course, precisely what the USING handler
does. Once the "start" delimiter is detected, each function
name encountered is compared to compared to the list of
TYPES made earlier. If there is a match, the parameter
list of the USING clause is compared to the user-defined
TYPE. If one of these also matches, the user-defined




INPUTS : AO, A1 , A2, A3, BO, B1 , B2 , B3 , CIO;
OUTPUTS: SO, S1 , S2, S3, C03;
TYPES : EXOR : EXOR1 , EXOR2
;
OR : OR1 , OR2;




50, CO0=FULLADD(A0, BO, CIO);
ENDSWAP;
51 , C01 =FULLADD(A1 , B1 , COO);
SWAPLIN;
52, C02=FULLADD(A2, B2 , C01 )
;
ENDSWAP;
53, C03=FULLADD(A3, B3 , C02 )
}
DEFINE: EXOR1 : RISEDELAY ( , ) =2
,
FALLDELAY(0,0)=4
EXOR2: RISEDELAY (0,0) =3
FALLDELAY(0,0)=3
OR1 : RISEDELAY (1 ,0)=2
OR2 : RISEDELAY ( 1 ,0)=3
INITIALIZE: CO0=0; CO1=0; C02=0
































INPUTS : AO, iM , A2, A3, BO, ]31
OUTPUTS: SO, 51 , S2, S3, C03;
TYPES: EXOR: ]EXOR1 , EXOR2
;
















Z0 ==AND(X0, CIO) ;
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FNTDQWZ
)=OR( ZO, YO) ;
X1 ==EXOR(A1







































DEFINE: EXOR1 : RISEDELAY(0 ,0) = 2
FALLDELAY ( ,0) = 4
EXOR2 : RISEDELAY(0 ,0) = 3




OR2 : RISEDELAYd ,0) = 3
INITIALIZE: CO0=0; CO1=0; C02 =
PRINTOUT: SO, S1 , S2, S3, C03 i
B2, B3, CIO;
Y0. Y1 , Y2, Y3
Figure 19. The Adder After Expansion
and Prior to Substitution
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The process then repeats for each circuit line until the
"end" delimiter is encountered.
Returning to the example, the designer wishes to
model the effects of nonuniformities in the EXOR and OR
gates in two of the half adders. To begin, two types of
EXOR and two types of OR are specified in the TYPES line,
with the parameters to be perturbed set in the DEFINE line.
Since the EXOR is the "deepest" level that the user wishes
to look, it is the first parameter to the USING clause.
The first variation on the EXOR and the OR will go
into the first full adder. Thus, the syntax for the first
using clause and statement line is:
USING(EX0R1 , 0R1 ) : SO, CIO = FULLADD ( AO , BO, CIO);
Likewise, the form of the second statement line is:
USING (EX0R2, 0R2 ) : S2, C01 = FULLADD (A2, B2 , COO);
When this VOHL circuit is passed to the compiler,
the USING keyword causes control to be passed to the clause
handler. As the handler senses the first group of candidate
lines for substitution, the first EXOR in the expanded
circuit of Figure 19 is compared against the type list.
There is a match since an EXOR has been defined. The two
types of EXOR are then compared to the USING parameter list,
generating a match on EX0R1 . Since a both the proper
function type and the proper parameter have been found,
64
EX0R1 is then substituted for EXOR in the VOHL circuit
description. There is no match with the AND in the next
circuit line, as no ANDs have been defined. The EXOR in the
third line causes a repeat of the above sequence, resulting
in another EX0R1 substitution. Likewise, the OR on the
fifth line generates a match in the type list and 0R1
matches the other parameter to the USING clause, so 0R1 is
substituted for OR in the circuit. After the OR, ENDSWAP
tells the handler to ignore the next several lines until the
process begins again on the SWAPLIN keyword. The handler
terminates upon sensing the closing brace which marks the
end of the circuit.
After the process is complete, the circuit will
appear as in Figure 20; it is this version that will
actually be compiled for simulation. Note that there are
now three types of EXOR and three types of OR in the VOHL
circuit, all with different parameters. Further, it was not
necessary to build three different types of half-adder, in
whose descriptions the substitutions were actually
performed; rather, it is only necessary to develop one
submodule and change its components with the USING clause.
One may then quickly observe that this feature adds a
significant degree of flexibility and power to the VOHL
description language.
Of course, the addition routines operate
concurrently with module substitution; however, the original
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MODULE : ADDER4;
INPUTS : AO, A1 , A2, A3, BO,
OUTPUTS: SO, S1 , S2 , S3, C03
TYPES: EXOR: EXOR1 , EXOR2
;




B1 , B2, B3, CIO
,
C01 , C02;




















































PRINTOUT: SO, S1 , S2, S3, C03
Figure 20. The Adder
After Substitution
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(e.g., as if the USING were not present) VOHL circuit is the
one that will be saved as a library primitive.
2. Addition Without Compilation
It is occasionally useful, particularly in a
laboratory setting, to add a circuit or group of circuits to
the cell library without compiling or simulating them. The
user's prime interest here is in building up the library or
perhaps customizing it to a particular purpose. To
accomodate this, the precompiler, which senses the addition
keys, was modified slightly to check for the absence of
simulation control specifications when the first circuit
module is preceded by an addition keyword. If this happens,
compilation is discontinued and control passes immediately
to the library addition routines. Also, since more than one
module may be added at -a time, this technique may be used to
quickly add large numbers of circuits to the primitive
library.
Consider the circuit of Figure 21 . The ADSTRUC
keywords before each module indicate to the compiler that
both the RSCELL and the JK flip-flop are to be added to the
VOHL structure library. The ADSTRUC before the first module
(RSCELL in the example) causes a flag to be set; this flag
is tested when the second ADSTRUC is encountered instead of
the DEFINE that would normally occur were the simulation
specs present. Since the flag is set, the compiler
concludes that no compilation is necessary, enters the
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structure-only addition routine and inserts both modules
into the appropriate libraries as discussed in Chapter 4.
Note that the RSCELL must be added prior to the JKFF; this
is so that the primitive levels may be calculated properly.
The rules for module addition discussed in Chapter 4 are
equally valid here--new modules must he built out of only
previously-entered modules.
ADSTRUC ;
MODULE : RSCELL ;
INPUTS : S, R ;
OUTPUTS: Q, QC ;
TYPES : ;
{
Q = NAND(S, QC)
;
QC = NAND(R, Q)
}
ADSTRUC ;
MODULE : JKFF ;
INPUTS : J, K, CLK;
OUTPUTS: Q, QBAR;
TYPES : INTERNALS : S1 , R1
;
{
S1 = NANDTHR(QBAR, J, CLK);
R1 = NANDTHR(CLK, Q, K);




Figure 21 . The JK Flip-Flop
Addition Without Compilation
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V. CONCLUSIONS AND FUTURE RESEARCH
A. WAYPOINTS
It is perhaps characteristic of projects of this
magnitude that they are never quite finished, no matter how
far the boundaries have been pressed out nor how many
artisans have had a hand in them. So it is with MultiSim.
The extensions to MultiSim described in the preceding
chapters bring it to the verge of the student laboratory and
even the marketplace, but there is yet work to be done:
* The block-level and "complete" (block and structural
together) additions must be completed and installed.
* A way must be found to circumvent the requirement
for recompiling components of MultiSim, or such
recompilations must at the very least be made
transparent to the user.
* An interface must be devised and constructed to
allow MultiSim to be used with the EE De s igner
schematic drawing and capture program.
Specifically, this includes a DOS shell to
accomodate both programs and their auxiliary files,
a netlist translator to convert EE Designer netlists
into VOHL, and allowing EE Designer to import the
simulation results from MultiSim' s timing wheel.
1 . Block-level Addition
As may be observed from Chapter 4, adding the
structural representation of a VOHL circuit to the primitive
library is a reasonably straightforward process. The VOHL
code to be added is extracted from the circuit being
modeled; the inputs and outputs are counted; finally these
along with the module name and a flag marking the new module
as "Structure-only" are stored in PRIMITIV.DAT.
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Block-only additions are somewhat more complicated
as they have more to do with the simulator than the
compiler. As discussed in Chapter 3, the block-level
behavioral descriptions for each primitive are C-language
procedures contained in the auxiliary file BLOCK; this file,
along with the declarations in FADDR (Figure 22) and pointer
initializations in FTYPE (Figure 23) are included into the
simulator when the simulator is compiled on the host
machine. In the present version of the simulator, adding a
block-level primitive requires the following steps:
* adding the new primitive's function declaration to
FTYPE
* adding the pointer initialization to FADDR and
incrementing the primitive count also contained
there
* determining the propagation delays from each input
of the new circuit to each output, then entering
these values into the block delay data file BLDEL.
* appending the new block-level C code to BLOCK, then
recompiling the entire timing wheel simulator.
For instance, to add the half adder of previous
discussions to the block library, the line
int KALFADD( )
;
must be added to FTYPE. Likewise, a pointer to the new



























Figure 22. The Auxiliary File FTYPE
pnfnl 3] =
pnf n| 4] =
pnf nl 6] =
pnfnl 7] =





1 1 ] =
pnf n 1 2] =
pnfn 13] =













Figure 23. The Auxiliary File FADDR
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which must be added to FADDR. The last line of FADDR is
changed to read
pncnt = 16;
Lastly, the C-language code for the half adder is appended
to BLOCK after which the timing wheel is compiled using the
appropriate commands ( LC and LINK on the IBM PC/AT, and cc
on the VAX)
.
This procedure is not amenable to easy installation
of new primitives. What is proposed is a method similar to
that used on the compiler:
* FTYPE will be extended to declare an additional set
of primitives (the VOHL compiler uses an additional
forty). These will be internal names transparent to
the user. The new FTYPE, which will remain an
^include file, is shown in Figure 24.
* FADDR will be made into an external procedure,
independent of the timing wheel. The additional
primitive declarations will be assigned NULL
pointers until an actual description is added. When
this occurs, the system name of the new primitive
will replace the NULL (Figure 25).
* Likewise, the procedures that compose the BLOCK file
v/ill all be made external; new primitive C-language
block descriptions will still be placed in this
file.
The advantage to converting the ^include files into
external procedures is that only the external procedures
need to be recompiled when they are altered. Since the two
files concerned are much smaller than the timing
wheel itself, compilation will proceed much more quickly.
In addition, the MSDOS linker teamed with a hard disk works


































Figure 24. The Auxiliary File FTYPE Modified
for New Primitive Declarations
pnf n .3] = NAND;
pnf ii 4] = NOR;
pnf n .6] = EXOR;
pnf n 7] = ANDTHRE
pnf n 8] = NANDTHR
pnf n 9] = SRBLOCK
pnf n :io] = RETDBLO
pnf n 11] = ANDFOUR
pnf n :i2]= NANDFOU
pnfn 13] = ORTHREE
pnf n :i4] = ORFOUR;
pnfn .15] = USER1
;
pnf n :i6]= USER2;
pnf n 17] = NULL;
pnf n .18] = NULL;
pnfn :55] = NULL;
pncnl: = 17;
Figure 25. The External Procedure File FADDR With
Two User-Defined Primitives Installed
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the new BLOCK and FADDR files will typically be less than
ninety seconds. In fact, a shell can be built (or added to
the existing one) specifically to handle block-level
additions--in this way the inconvenience to the user will be
minimized since the procedure is automatic.
The operation of the new mechanism is as follows:
* In addition to the VOHL circuit to be modeled, the
user places block-level code for the primitive to be
added into a separate ASCII text file. When the
compiler senses an ADBLOCK keyword in the VOHL
circuit, this text file will be entered. Using the
two name fields of PRIMITIV.DAT, the compiler
matches the user's name for the new primitive to its
system (USERnn) name and passes control to the
block-level addition routine.
* The addition routine enters FADDR and adds the
pnf n[primitive number] = USERnn;
line, as well as updates the primitive count pncnt.
It then adds the user-provided block code to BLOCK,
substituting the system name for the user's name
(necessary since although procedures must be
declared in advance, the routine obviously has no
information as to what the user may choose to name a
primitive )
.
* The block delays are tabulated and saved into BLDEL.
* A flag is set, which upon exiting the VOHL compiler
and simulator will invoke the Lattice C compiler.
FADDR and BLOCK are recompiled and relinked with the
timing wheel, completing the installation of the
block-level primitive.
The most difficult part of the block-level addition
is the calculation of block delays. Dr. Mahmood has
provided an algorithm [Ref. 6, pp. 108-126], but
unfortunately time expired before it could be implemented as
part of the work this thesis describes. The remainder of
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the process is actually quite simple and in many ways is the
same as for the structure-only addition.
Finally, "complete" addition combines the structural
and block-level addition procedures to install a completely-
described primitive.
2 . EE Designer Interface
The EE Designer commercial CAD program is presently
available for the PC/AT' s in the Computer Design laboratory.
As EE Designer produces netlists it is possible to use this
program for schematic drawing and capture, subsequently
producing a circuit netlist to be passed to MultiSim for
compilation and simulation (substituting MultiSim'
s
extremely fast simulator for EE Designer's slow one).
However, since EE Designer produces its netlists in terms of
standard part numbers (i.e., 7400 for a quad two-input NAND)
it is necessary to translate these netlists into VOHL. This
also should be a relatively straightforward process since
the VOHL primitives correspond to standard parts. The major
concern is the efficiency and speed of the translation--if
the translation algorithm is sloppy, much of the speed
advantage of MultiSim will be lost. Consequently,
considerable effort and care must be devoted to this
algorithm. The reward for smooth translation is
simultaneously obtaining the graphics capabilities of EE
Designer while enjoying the speed of MultiSim' s simulator.
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B. CONCLUSION AND CLOSING REMARKS
MultiSim on a desktop microcomputer brings considerable
power to the circuit designer; further, it does so at a
price that was heretofore unattainable. IBM PC-type
machines are virtually standard equipment in most offices,
and AT-class machines are rapidly becoming as common--the
ability to quickly simulate large circuits on such machines
offers considerable cost savings to both schools and
corporations. Perhaps the greatest benefit is to schools,
since their budgets are the tightest of the users of CAD
equipment and the circuits they simulate generally do not
require the computing muscle of a VAX-class machine. To be
sure, MultiSim does have its limits--depending on the memory
available, a maximum of 1500-2000 elements can be modeled
(several times this amount on MC680xO-based machines such as
the Commodore Amiga), but there are numerous applications
where this is perfectly adequate.
MultiSim offers an impressive mix of performance,
particularly in the speed of its event-driven simulator,
versus price of its typical host machines ($6000 and less
for IBM PC/AT-class computers). The enhancements to
MultiSim described in this thesis make it a powerful,
flexible tool for VLSI circuit design. For both designer
and educator, it is worthy of careful consideration.
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1 . VOHL QUICK REFERENCE CARD
Keywords and their uses:
MODULE The MODULE keyword identifies the beginning
of a new circuit or subcircuit. The name
of the module immediately follows the
MODULE keyword and a colon separates the
two. A semicolon follows the module name.
MODULE HALFADD
INPUTS This keyword identifies the inputs to the
circuit. Inputs are listed after the
INPUTS keyword and separated by commas;
optional. The last input
a semicolon. If there are
will fit on a single line
may be used--terminate the
each line with a comma









should be followed by the
INPUTS A, B
OUTPUTS Likewise, this keyword identifies the
outputs from the circuit and are listed
after OUTPUTS, separated by commas. As
with INPUTS, if more than one line is
needed simply terminate the last keyword in
the line with a comma.
OUTPUTS: S, CO ;
TYPES The TYPES statement is used for two
purposes: First, it allows the user to
specify variations of the standard
primitives; and second, it is used for the
creation of internal scratchpad variables.
If, for instance, it is desired to
construct a circuit out of a different NAND
gate than the one available in the library,
the user issues the line:
TYPES NAND NAND1
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and may then construct a circuit out of
NANDIs. This use of the TYPES keyword also
supports the USING keyword discussed below
(where it is desired to produce multiple
variations of previously-defined library
primitives). To create scratchpad
variables, the TYPES statement is followed
by the INTERNALS keyword; the scratchpad
variables follow INTERNALS.
TYPES : INTERNALS : DUMMY 1 , DUMMY2 , ..;
Note: if the first form of the
TYPES line has already been used and it is
also desired to declare INTERNALS, the form
is as follows:
TYPES : NAND : NAND1 ;
INTERNALS : DUMMY
1
, DUMMY 2 , ..;
(The INTERNALS doesn't need a second TYPES
keyword.
)
The VOHL circuit is composed of individual
circuit lines which resemble algebraic
statements. A circuit line is composed of
an input list, a function name, and an
output list. The form is:
outputs = function( inputs ) ;
For example, a statement line using the
HALFADDer would appear as:
SO, CARRYO = HALFADD(AO, BO) ;
The circuit body is enclosed by braces so
that the completed circuit appears as:
{ (open brace=start of circuit)
theseoutputs = function( theseinputs ) ;
thoseoutputs = function( thoseinputs ) ;
otheroutputs = function(otherinputs ) ;
(close brace=end of circuit)
DEFINE This is used to specify particular
parameters for a primitive. The user may
specify such parameters as RISEDELAY,
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FALLDELAY, FANOUT, and TECHNOLOGY. The
RISEDELAY and FALLDELAY keywords require
the number of the input and the number of
the output for which the parameter applies.
It is not necessary to specify all of the
parameters v/hen using DEFINE, merely the
ones it is desired to change.
DEFINE : NAND : RISEDELAY ( , ) =3
,





(2nd input- > 1st output)
EXPAND This keyword is used when a greater level
of detail is required than the block-level
description. The primitive to be expanded
follows the EXPAND, which is in turn
followed by the level the expansion is to
_e carried to. If desired, definition
parameters (though without the DEFINE) may
be placed after the primitive the expansion
will be carried to. If just the expansion
is desired, the statement appears as:
EXPAND : KALFADD : EXOR
;
If the user wishes to specify parameters
for the EXOR, the syntax will be:
EXPAND : HALFADD : EXOR : RISEDELAY ( , ) =3
,
etc. ;
INITIAL The INITIAL (or INITIALIZE) keyword is used
to create the initial conditions for the
simulation. Following the INITIAL keyword,
the variables are listed along with the
value (0, 1 or 2) that is to be assigned to
them as the simulation begins.
INITIAL: A0=0, A1=1, B0=0,
PRINTOUT Finally, the list of variables the user
wishes to observe are indicated here,
separated by commas.
PRINTOUT: X0, X1 , X2 , X3, . . ;






occurs after all modules and
follows the END
USING The USING clause appears in the circuit
description prior tc the output list and
contains a list of primitives to be
substituted for those normally occuring.
Each element in the USING parameter list
should appear in the TYPES declarations,
and it may also appear in the DEFINE
statement if the user wishes to modify any
parameters. Whereas the EXPAND and DEFINE
statements together allow only one version
of a primitive, USING allows as many
different versions as the user requires.
For instance, consider a circuit with three
half -adders; for whatever reason it is
necessary tc provide for three different
half-adders composed of different types of
EXOR gates. With EXPAND and DEFINE, this
would not be possible unless the user built
three half-adders with the different EXORs
.
If the half-adder is a system primitive,
all that is necessary is:
TYPES
{
EXOR : EX0R1 , EX0R2 , EX0R3
USING (EX0R1 ) : S1 , CARRY
1
USING (EX0R2) : S2, CARRY2
USING(EX0R3) : S3, CARRY3












ADSTRUC Finally, this keyword is used to add a
module into the primitive structural
library. It is followed by a semicolon and




* It is not necessary to DEFINE parameters,
however, the keyword must appear. In no
parameters are to be DEFINEd, issue a:
DEFINE : ;
The EXPAND keyword does not appear at all if it
is not needed.
* With the present version of the code generator,
it is necessary to INITIALIZE at least one
variable. If this is not done the compiler gets
angry.
* Simulation control specifications (DEFINE,
INITIALIZE, PRINTOUT, etc.) must only appear
after the first module. Simulation
specifications on submodules will be disregarded
and will in fact cause a compilation error.
* If all that is desired is to add a module to the
structural library, simply issue an ADSTRUC; on
the line prior to the MODULE line and do not
include simulation specifications.
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2. DOS SHELL QUICK REFERENCE CARD
The MultiSim package is located in the \SIML
directory of each IBM PC/AT in the Computer Design
Laboratory. To enter this directory, type
cd \siml
at the MSDOS prompt. Once there, type
path2
to set up the MSDOS directory search paths for the
various support programs. The KEDIT editor may be
used to build VOHL circuits for modeling. The
circuit may possess a name of up to eight characters
long, and an extension should not be used for the
circuit to be modeled. It is good practice to save a
backup copy of the circuit; a convenient method is to
use the same name but with a . ckt extension added.
It will also be necessary to produce a file of input
data for the circuit; KEDIT may be used for this
purpose also. The input data should be of the same
name as the circuit, but with a . in extension. For
example, the four bit adder en the PC/AT is called
add_4, with a backup version in add4 . ckt and inputs in
add4 . in .
The MultiSim package is invoked with one of
two commands: MODEL, which is the original,
unenhanced MultiSim; or M0DEL2 , which includes the
features described in the thesis. For all but those
concerned with installing further features into
MultiSim, MODEL may be disregarded (though its
operation is identical with M0DEL2 )
.
There are three options with M0DEL2:
C: Compile but do not simulate. This is used to
check for VOHL syntax errors. If the
compilation is successful the results will be
saved to the hard disk. No circuit input file
is necessary for compilation-only.
S: Go directly to simulation. The circuit must
have been previously compiled and an input file
must be available.
E: End-to-end. M0DEL2 will call the compiler,
then immediately enter the simulator. As with




The syntax for the M0DEL2 command line is:
model2 <circuitname> <option>
where <circuitname> is the name of the file to be
operated on and <option> is either E, S, or C. Thus,
to both compile and simulate the four-bit adder in a
single operation, the command is:
model2 add4 e
When a simulation is performed M0DEL2 will display
the results on the screen, then save them to the hard
disk in the file <circuitname> .out ; thus the results
of the four-bit adder simulation will be in add4.out.
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3. UNIX VAX QUICK REFERENCE CARD
All of the enhancements installed into the
microcomputer version of MultiSim are also available
in the VAX version, but there is no shell on the VAX
corresponding to MODEL 2 . Consequently, the compiler
and simulator must be invoked directly from the UNIX
prompt. Because of this, the MSDOS naming
conventions do not apply--circuits and data input
files may have arbitrary and unrelated names (it is
still good practice, however, to maintain the
convention from MSDOS to assist in keeping track of
files ) .
The VOHL compiler is contained in the
executable file cadd while the simulator is in the
executable file sim . To use the compiler, type
cadd <filename>
where <filename> contains the circuit to be compiled
for simulation. To enter the simulator, type
sim <input file> <output file>
where <input file> contains the input data for the
circuit and <output file> is the intended destination
of the simulation results. As with the MSDOS
version, the circuit must be compiled before it can
be simulated; the compiler output is in the data file
simdata
,
and this file must be present before the
simulator can be invoked.
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APPENDIX B.




The main module for the VOHL compiler, including
the code generator.
The precompilation routines, including the USING
clause handler, the structure-only module
handler, the module counter and a keyword
stripper. This group of procedures contains the
bulk of the work described in the thesis.
PRIMS. C The primitive initialization routine converted
into an external procedure.
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VERSION 2.0, 08 See 19(36.
Oriqinal version Developed under UNIX on the vax 11/780
by Or. Ausif Mahflood at Washington State University,
Library addition routines, M SD0S, PCD03 and AmlgaOOS
versions by Scott Kelly at Maval Postgraduate School.
lnt _,mlen = 500;
i.nt _ m e m [ 5 n ] ;
•include "stdlo.h" /*<stdlo.h> in UNIX environment */
/* This is the oarsinn and code generation (inter-connection list*/
/* of descriptors for tne user circuit) oroqr^ir. It also oroduces*/
/* the corresDondino synool table for Drintinq outDUts. Recursive*/
/* descent parsing scheme is used. Syntax directed translation*/






/* maximum number of <ev«ords */
/* svmbol table size */
/* 1000 size in UNIX */
/* maximum number of primitives */
/* maximum of 32 outputs per prim. */
/* nomioad table size */
/*_. .,
tnr strcoyO ;
GLOBAL DECLARATIONS —— */




/* external module to name the orlms */
/* creates a *«UT,TI M 0D file for ST9UC */
/* prints system-generated expansion */
/* requests */
extern int strucexoand ( ) ; /* c^ecKs to see if extended primitive */
/* descriptions need to be added */
extern int aooendU; /* appends structural descriptions to */
/* the "ULTTfnn file if called for */
extern lnt countcellsO; /* counts the number of MODULES in */
/* the user program */
extern int chectr-deeoer O ; /* recursive expansion routine */
extern int cheoctable ( ) ; /* checks If orimitlve in expand table*/
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extern int oprfom.exoaTslonf)
int strcoO : /*
lnt qetidO ; /*

































































/ * routine t r- a t performs expands */
strino comparison */
aet next Identifier */
returns the token number */
(keyword table index) «/
performs function suostl tut ions */
parsing routine for 1 MOD. */
tests for a reauest to add cells */
MODULE parsing routine */
INPUTS oarsina routine */
OUTPUTS parsina routine */
TYPES oarslna routine */
list of Id's parsing */
ckt. inter-connect ion parsing*/
DEFINE parsing routine */
INITIALIZE parsing routine */
PRINTOUT parsina routine */
adds primitives to library */
rise/fall delay handling */
block delay reading routine */
code generation for mode */
delay matrix and rode gen, */
single id parsinq */
finds symbol table index */
finds svmbol table Index for */
the given function name/type */
updates the descrlotor table */
(name and symbol table Index)*/
finds primitive library index*/
update symbol table */
code gen, and fanld update */
(descriptor interconnections)*/
code generation for inputs */
declaration */
error message nrintlna */
output error message
error handling routine

























/* second nass for expand */
/ * orints a Ml* of Keywords and */
/ * tokens, separated p y delimiters'/
/* finds type of a identifier */
/* reverses a string */
/* file cooying routine */
/* copies everything but END toicen */
/* integer to ASCII routine */
/* expands the primitive in c<t */
/* substitutes the func's code */
/* one to one corresDondence for*/
/* actual and formal parameters */
/* scans one line of c<t desc. */
/* search a delimiter or toknn */
/* tacks a number to an id */
/* sub module handling routine */
/* advances to next line */
/* converts inmjt name to number*/


















/* sympol table */
/* name = name of id */
/* descno = descriptor number */
/* funcno = orlmltive lib index*/
/* fanld = actual circuit load */
/* taole containing function */
/* names CtyDe names) and their*/
/* svmbol table Indexes */
/* table containino function */
/* names/tvoes and associated */
/* normload declared in DEFINE */
/* Primitive taole : */
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efiarnanCdl; /*
char nam2f8] ; /*
lnt numoar# outD ; /*
int n o r m l d , fanout ; /
*
lnt technolooy, overld ; /*
}
primitive tanle */
EXTFNDKD primitive taole */
numoar = no. of parameters */
for the function «/





/* stac^ for errors In one line */
/* nm = name of unexpected Id */










char e„f rom C8] ;
char e.tom ;
>;





char sname [81 ;
lnt used;
>i/*—
/* eacn of these nodes will contain a module */
/* specified In the USING parameter list */





struct s y m _ t a b symtCmaxsym] ;
struct desc.tab desct [maxsym] ;
struct norm_tab nort Cmaxnorm] ?
struct prlm.tab primt [maxorlm] , *prlmptr ;
struct err-stac* errtCSl ; /* max of 5 errors Der line */
struct exo.tab expt[30] ; /* max 30 expansion requests */
struct swapname typellst [maxprim] [81 ; /* table of module replacements*/
struct swapname swaollst £20] [81 ; /* USING parameter list storaqe */




/* number of system expand reqs */
/* line Index for swaollst */
/* Indicates whether all of this*/
/* Is necessary or not */
extern lnt found-start;
extern int found_end;
/* marxs occurrance of s^APLIN */




/* set if cell is to be added to*/
/* Primitive library */
/* error table Pointer (count.) */
/* for one line. */




delimiter, b» , s < 1 r ; /* delimiter = delimiter type
/* bb = buffCPOl Index (line)
*/
«/
rdnat Cmaxouts] Cmaxouts] f fdmat Cmaxouts) Cmaxouts) ;
/* rise and fall delay matrices */
Int
int
toknn, err.count ; /* err.count = error count */
desc.no , syr.count, svmid ; /* desc.no = desc, count*/
int dotr, descld, 1 1 -n ; /* descriotor table Indices */
/* dotr = descriptor table cnt */
Int normcount ; /* normtable count */
Int exocount ;
Int cellcount;










/* expand table count */
/* t of modules in user program */
/* poutcount used for debugging */
/* controls nrintina of source */
/* determines whether a ' ) * causes*/
/* a linefeed or not (def ault=no) */
/* prim-count = # of primitives */
/* number of permanent (system) */
/* primitives */
/* number of inputs and outputs */
/*(used to add a new primitive) */
/* first field describes the tyoe of */
/* descriptions available; */
/* -1 -> empty -> bloc* only */
/* 1 -> struc onlv 2 ->oloc< s, struc */
/* second field Indicates primitive level */
Int apnend.table CmaxDrim] ; /* keeps track of the functions we've */
int aDoend.index ; /* added to the user program */
int exodone; /* "arks completion of struc expansion*/
int no.compilation; /* used when onlv making library additions*/
char token.buf C81 , savbufCP], buff [80] ; /* buff = 1 line */
char keyword Cmaxkey] C8] ; /* keyword table */
char inch;
cnar instacx Cmaxouts) C8] , outstack fmaxouts) [8] ;
char lnlstaekCmaxoiitsltaj, outlstackCmaxoutslCS] ;
char ln2stackCmaxouts)(8), out2stack(maxouts]C8] ;
/* in/out stack = lnouts/outputs from primitive's definition in */
/* library, inl/outl = callin-j lnouts/outnuts (user program) */
/* in2/out2 = inputs/outputs of each line In Drlmltlve's desc. */




/* the hash table




int lncount , outcount ;
Int lnlcount, outlcount, ln2count, out2count ;
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Int outorder, lnorder ;
Int count ; /* for printing on the file */
char savfuncCP], useroraCfil ;
int ft, occurance ; / occurance = » of times call to























to input data file */
to STPUCT library */
to modified STRUC library */
to user STRUC description */
to expanded file P1EXP */
to temo file */
to library */
to primitive's desc. SCSI «/
to expanded circuit SCR2 */
nter to input data file */






















for Ci = l; K100; 1+-+)
hashtableCi] =
-l;
/* always assume we're compiling */
/* print ')' without a linefeed */
/*...................
---PRIMITIVES SUPPORTED'
for (i 0; i < maxorlm; i = 1 1)
{
prlmt CiJ .normld = 1 ;
orimt C1J .f anout = 20 ;
primt Ci] .technology = ;





/* initialize primitives */
/* primcount may change, but */
/* we need a copy of Its /
/* starting value */
/*« INITIALIZE. •/
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for (1 = 0; l < maxsym; i = i + 1)
<
synr Ci] . f anld = ;
symt Ci] .descno =
-l ;
symt [13 . f uneno = »1 ;
>
for (1 = 0; i < 20 ; i = i l)
exot (13 ,f num = -1 ;
for Cl = f>; i<20; 1 + + )
<
for (j=0; 3<8; ) + +•)
{
swaDlistm ( j) .used=0;
}
>
/* set using parameter lists */
/* to EMPTY */
for (i=0; Kmaxorim; 1 + + )
{






















































































































































/* used to redace modules*/
/* marKS eacn cKt line */
/* to be examined for swans*/
/* add a cell primitive */
/* struc-only description*/
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strcDy( Keyword [201 ,
"
aDRLOTK" ) ;
/«-....-. . .. ....
/* blocK-only description*/
........ .... ...*/
*rr.otr = -1 ; /* error count tor one line */
err.count = ; /* error count for program
exocount = ;
prlntf ( "Opening the circuit descriptor f ile. . .. \n")
;
*/
for (1 = 0; Kmaxprim; 1+ + )
append. table [1] = -1;
/« initialize the aooend table */










rl»fopen(arqv(i] , " r " )




/* count the « of "ODULEs */
/* the "strlpoed" file */
/* strip off tne END Keyword */
if ( (no_compllation==l ) S.& (add.f laa==l) ) /* no.compllation set? */
{
add.ltbO? /* yes, add the nodules without compiling*/
>
else
{ /* no, begin compilation */
/» cooy user orog to "pll" */
/* (now we're bac* to */
/* Ausif's code) */
ri=fooen("outflle","r");
wt=fooen("ptl","w") j





prlntf ( "Files are restored. Muitlmodule expansion begins. \n");
/*.... ................. ex P A MS 1 0«J----—-—-.------— -----------«/
flrstp() ; /* first pass, determine any expansion reguests, */
/* out each request on expand table (expt) */











/* cooy Dll to INFILE */
/* cooy TNFILE to OtJTFILE */















for (1=0; Kexocount; 1++)
exDt ti.3 .f nun = -1
:
expcount=o;
/* count the « of modules */
/* handle any struc-only prims */
/* cooy this file bacx to oil */
/* and exoand the struc-only prims */




/* and tatre care of any modules */






/* any USINGS to deal with? */
/* if so, ma*e the substitutions */
/»-.--.._-_-_
.......end expansion----------------------------*/
rp = f open( "pi 1 " , "r" )
;
/* expanded user proaram */
*q = f ooen( "slmdata" , "w")
;
/* initialize comDiler vars */





symid = -1 :
matcount = i
/* desctaoie count */
/* norm taole count «/
/» symble table entries count */
/* descriptor count */
/* symbol taole Index */
/* delay matrix count */
/*--....--.... .....PARSING AND COOE GENERATION-----—--—---— ---*/
/* Recursive descent oarsina is used . STP scheme is used for */
/* code aeneratlon. Bne is as follows. */
/• */
/* <COMPILE> => <>*1D> <INP> <OUT> <TYP> < <CKT> > <DEF> <INI> <PRI>«/
/* Non-terminals are defined in their respective sub-programs */
compileo ;
fclose CrD) ;







/* Compilation discontinued message */
/* no errors encountered message */
END OF MAIN PROGRAH. */
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/*-_._.--. ---.---yfl i'i piVPSING POt'TTNE FIR 1 MODULE---------------*/
/* Recursive descent parser. Synatx directed translation (SOT) */
/* scheme Is used for code generation. bnf is as follows */
/* */
/* <CDMPir,E> => <M0D> <TNP> <0UT> <TYP> { <CKT> > <DEF> <IM> <PRT>«/
/* <--> = non terminals, all others are terminals «/
COMPTl.EO
<






/* call to "ODULE parsing routine */
/« call to inputs parsing routine */
/* call to OUTPUTS parsing routine */
/* call to TYPES Darsino routine */















/* '{' parsing «/
/* Circuit Interconnections Darsing */
/* '}' taken care of In CKT */
/* delay matrix generator */
/* DEFINE Darsino */
/* INITIALIZE parsing «/
/* PRINTOUT oarsing */
; /» put a terminator on "slmdata" */
/* clean uo and gult */
/» perform additions to primitive library */
/* >«/
/* <*on> => MODUr.E <dellmiter> iH */
MODO
<
oarseid(O) ; /* add and MODULE parsing */
parseid(maxtcey) ; /* module name */
>
/*...... ............... .................. -*/
/* <INP> => INPUTS <dellmlter> <IDSTPING> */
INP()
<
parseid(l) ; /* INPUTS parsing */




/* <0:iT> => CUTP'tT* <Mellnlter> < I^ST°T'ir.> »/
1UTC)
<
parsetd(2) ; /* OUTPUTS oarslna */
I0ST9I"S(-n ; /» -l = outputs code for syt tap «/
>
/*— .. .............— . ..... ...— . . . -«/
/*-----
......TY?()-------- -
/« <TYP> => TYPES <dellnlter> <T>
/* <T> => <PRIMTYPE> I <IVT TYPE> I ;
/* <PRIMTYPE> => <PRI«ITIVE> = <TDSTRING>














if (to«enn == 4)
{
SKiD = l ;
nrea* :
)




/» 41 = nisslnc. ( error */
/* if '{' found, then quit */
/» no types declared */
/« <IMT, TYPO expansion *'
/* -2 = code for internals */
/* TYPES expansion */else
<
findori*n ; /* <PRI U TYPE> expansion
if (orimid >= prin-court)




) /* end TYPES »/
} /« end while 1 «/
> /* end function*/
/*......... . .......... */
/«-..-—..-__.--._-.-. T DSTP IN 5 f )--------------- ..-.--...-.-.«/
/* <IDSTRI l'G> => id ; I <I0STRING> id , */
IDSTRINGCcode) /* code = for inputs, -1 for outputs */





= 2) /* delimiter = ; */
/* name */
/* update svPbol taole */
/" code = for input «/
/*
-1 for output «/
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If (code == )
code_lnout ( ^esc_nol ;
If (code <= )
dese-no = desc.no 1 ;
/* priw # for rypp «/
/* inout code sen. */
/* • «/
/*-------
-<CKT>--- 1 NTER CONNECTIONS par s i no---—-----------------*/
/* <CKT> => <IDSfr RIES> = <PRIM> ( <IDSITRIES> ) ; <C*T> I */
/* <IDSEPIES> = <PPIM> ( <IDSERIES> )l */
/* <IDSERIES> => Id I id, <IDSERIES> */
/* number of output parameters »/
CKTC)
<
int outpar, end ;
lnt savoar, j ;
lnt savld [maxouts] , savn [maxouts] , fwdp ;
/* savidCJ saves symbol table Indexes while savnCJ saves desc, */
/* numbers for output list names */
end = ;
while (end == 0)
<
/*-





•<IDSERIES> for outputs- .*/
/* left side of asslonment statement */
/» If > found, end compilation */If (to*nn == 5)
(
end = 1 ;
breaif ;
>
If (tofcnn < max<ev) /* left hand side should not be a Keyw,*/
error(25) ;
outoar = outpar * 1 ;
findorimO ;
If (Drimld < prlm_count)
error(25) ; /* output name Is a Keyword
/* find the symbol table IndexflndidO ;
If (symld >= 0)
{ /* save output Indices In an array */
savld tourparl = symld ;










If (deliTiter := \)
error(31) ; /» ',' expected after eaci na-ne
}
> /* end while <I0SERIFS> for outputs
If (end == 1)
breaK ;








/* '(' snould folio* function nane
»/
*/
If (err.count == 0)
{
if (outoar > 0) /* if * of outputs > 1, connect exten'
< /* sion pointers,
for (j = o; j < outoar; j = j + t)
(
/* fprintf(wo, descC%d) .ext.ptr = b(descC%d)] ;\n",
fprint£(wq, " lid 15 *d",
savnt j] , savnT J*l] ) ;
/* fprlntf(-o," descdkd] .parent = Id ;\n",
fprintf(wa," 1 Id 16 %d",






if (orlmld >= prln.count)
<
flndldO ; /* functior name is a type */




if (err.count == 03




forintf(wo," 33 %d %d"
,
savn [01 ,prlmld) ;
fadvance(3) ;
if (or imt CpriTid] .outo 1= (outoar + U)
error(353 ; /* # of outouts should be as in table */
ford = 0; j <= outoar: j = J 1) /* update synbol table
< /* and desc table
symt ( (savid ( j ] ) ] . f uncno = pri^ld ;






/*----_---------------<rPsrpTt;s> for inouts -------- --------------*/
f-dp = n ;
savoar = primtrorlmidj.numoar : / * n u m p e r of inouts */
s a v o r i m = primld ;
strcpy(savbuf , toKen_buf) t /* save function name/type »/




/* while all inputs have been scanned */
/* parameter of function
/* find oarameter's location In the */
connect(0,savn,f "dp) ;/* generate code and uodate fanld */
if Csavpar == 1)
{
If (delimiter != 5) /* ')' expected after the last arg. */
error (32) ;
>
savpar = savoar - 1 ;
If (savoar != 0)
{
if (delimiter != 1) /*, exoected after first parameter */
errorOl) ;
parseld(maxicey) ; /* get next araument «/
if (savoar > 1)
{
If (delimiter != 1)/* , expected after argument «/




if (delimiter != 5)
error(32) j /* ) expected after last arg. */
>
flndldO ; /* find svmbol table index for the */
/* inout name */
connect ( 1 ,savn, f *dp) ; /* generate code and update fanld «/
savoar = savoar
fwdD = f"dp 1
i ;
if (outDar > 0) /* multloutout case */
outpar = outpar - 1 ;
else
{
If (savpar != 0) /* multllnput case /
{
/* fprlntf("P," descend] .ext-ptr = &(desc C%d) ) ;\n"
,
fprintf ("g," 1 %d 15 id",
savnCfwdo - 1], desc_no) ;
/* forintf("o," desc[%d] .parent = %d ;\n",
fprintf (*q," 1 %d 16 Id",






savnffwlo] = Hesc.no ;




> /* end if . /
/* end of <IDSERIES> for inputs */
/* end wnile end =0 */




/* Circular list generation for the circuit. Previous list is */
/* broken and new circular Iood is made. */
connect (f,savn,f»fdo)
lnt f ; /* f is or 1 */
lnt savnU, fwdp ; /* savn has desc * of output names */
<
lnt 1 ;
If Cerr-count == 0)
{
/*.........-._-.._....... U pdate fan Id--—--—----------------*/
for (i = 0; 1 < normcount; 1 = 1 1) /* find name in nort */
If (strcmo(nort Cil .nom.savbuf ) == 0)
breao
if (1 < normcount) /* if over ride is used for nor* load */
symt Csymidl . f anld = symt Csymidl ,
f
anld +• nortCil.nmld ;





anld print Csavprim] .normld;
/* */
/* f orlntf («p, " savn = desc C%d] .h„value ;\n", */
forintf(wq," 2 %d",
symt Csymidl .descno) ;
/* fprintfCwp," ptr = desc C%d) .header ; \n", */
forintf(wq," 3 %d",
symt Csymidl .descno) :
/* save current pointer fro 1" the input «/
/» f printf (*D,"descC%dl ,header=& (desc t%dl ) ;\n", */
forintfCwq," 1 %d P %d",
symt Csymidl .descno, savntfwdpl) ;
/* f orintf (wp, "desc C%d] .n.value = %d ;\n" , svmt Csymidl .descno, f) ; */
forlntf(wq," 1 Id 11 %d"
,
symt Csymidl .descno, f)
;
/* forintf (wo, "descC%dl .righted = ptr ;\n", «/
forintfCwq," 1 %d 9 Id",
savn Cf wdpl , f ) ;
/* forintf Cwo,"descr%dl ,r_valueC%dl = savh ;\n", */
forintfCwq," l %d 12 %d",
savn Cf wdpl , f ) ;










/* <DEF> => <PPI><ir»> : <DEFlNITinNS>
/* <DEFTNlTIONS> => RISEDELAY(num, num) = num
/* FALLDELAY (num , num) = num
/* FA"0UT = num
/* NnR«LOAD = num
/* OVERLOAD = nun
/» TECHNOLOGY = <TECHTYPE>
/* <TECH TYPE> = TTL I ^"OS I CMOS I ECL
DEFC)
{
lnt J# num, savtoken ;
int fani, techl, overl ;
/« DEFINE exoected */
/*'
/* function name or type












strcpy (savbuf , tOKen.buf ) t /* save function name In savbuf
findDflmO ;
If ( prlirld >= orlm.count)
<
flndld () ;
prltiid = svmt [symld] , f uncno ;
>
fanl = DrlmtCprlmldJ.fanout ;
techl = prlmt [prlmldl .technology ; /* default parameters
overl = orlmt [orl-nid] .overld ;
while (delimiter != 2)
getid(rp,<»3) ;
f ind_token();
savtoken = toxnn ;
swltch(savtoken) {
case 10: rfdel(O) ;
break ;
case 11: rfdel(l) ;
DEFINE statement-















/* savtoken = 'RISEOELAY' ...etc..*/
/* rise delay «/
/* fall delay */
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b r e 9 < ;
case 12: getid(ro,33) ; /* TECHNOLOGY = -- */
for (j = 13; j <= 16; J = j 13
<
if CstrcmoC to* en«buf , Keyword [j] ) == 0)
break: ;
>
If (1 > 16)
error(36) ; /* undefined technol.*/
else
techl = j ;
brea* ;
case 17: getld(rD,33) ; /* emout - net value of para.*/
fanl = atoi(toKen_buf ) ; /* ASCII to lnteaer */
brea< ;
case 13: break: ; /* normload handled in first oass */
case 19: getld(rp,33) ;
overl = atol(toKen-buf) ;/* value of overld */
breaie ;
default: error(36) ; /* syntax error message */
} /* end switch */
> /* while ; eacn define ends with ';' «/
/--------------------generate code for mode-
If (err_counf == 0)
<
11m = 0;
while dim < dotr)
<
flnddesc(savbuf) ;
If dim > dotr)
breair ;
nun = symt(descld],fanld ;
If (num > fanl)








/* end while (i) */





/* Code generator for mode. Code is generated only if mode !=
.*/
*/
cmodeCnuii, fanl, overl, techl)
int nnm, fanl, overl, techl ;
{
if (num <= (fanl over!))
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If (techl == 16)
/* forintf (wo, " desr[%d] .DaramC6)
forintf (»o," 1 Id 6 2",
else
/* £Drintf(wD," descC%d] ,param(6]




If (techl == 16)/ f print* (wd, " descC%d] .param[6]
fprlntf (wo," l fcd 6 3",
else
/* fprlntf(wp," descCId) ,paramC6]
fprlntf(wq," 1 *d 6 4",
fadvance(4) t
}
> /* end C^ODF */
/*—— .
2 ;\n", */
svmf Cdescid) .descno) ;
1 ;\n", */
symt Cdescid] .descno) ;
3; \n", */
symt Cdescid] .descno) ;
4; \n", */








lnt pari, oar2, parml, parm2, nut, savparl, savpar2, inp i
*/
/* '(' expected after RD, FO */
if (delimiter 1= 6)
error(29) :
getid(rp,33) ;
pari = atoKtoxen.buf ) ; /* first index */
Darml = orimt (pr
i
mid] .numpar ;
parm2 = Drimt Cpr imid] .outD ;
if (pari > parml)
error(3<n ;
if (delimiter != 1)
error(3l) ;
/* incorrect first index */
/* ',' expected */
get id (ro, 33) ;
par2 a atoi ( token-buf ) ;
if (par2 > parm2)
error(40) ;
if (delimiter != 5)
error(32) ;
/* second Index */
getld(rp,33) :
num = atoi ( token. ouf )
savparl = oarl ;
savpar2 = Par2 ;
/* ')' expected */
/* value of rise delay */
/* save first index */
/» save second index */
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ll-i = i ;
orintf ("dDtr=%d\n B ,dptr)r
while ( 11-n < dptr) /« oenerate code for all*/
< /* descs. using name In */
finddesc(savbuf) ; /*savbuf */
llir> = 11m + Dam2 - 1 ; /* lim Is Incremented dv » of outputs*/
prlntfC"ne« val for 11m is %d\n" , 11m) ;
if dim > dptr) /* desctable has successive entries */
breaK ; /* for multi-output descriptors */
fadvance(2) ;
/* first access desc. */if Coarl > 1)
<





pari = pari - 2 ;
while( pari > 0)
{
/* forintf ("o, ptr = (*ptr)
.
ext.ptr ;\n") ; */
fprintf (wq,» 7 ")/
/*
f advanceC 1 ) j
pari = pari - 2 ;
>
> /* if Dan > i */
else /* if pari = 1 */
fprintftwp," ptr = &(descC%d]) ; \n" ,symt Cdescid] .descno) ;*/
f prlntf (wq, " 4 %d" , symt Cdescid] . descno) :
/* even or odd oarl */
«/
InD = savDarl % 2 :
if (par2 == n)
/* fprintf Cwd, (*otr) ,DaramC%d) = %d ;\n",
fDrintf (wa," 5 %d %d",
C (2 + nl) 2*inp) , ijui)
else / mult 1-outDiit case */
<
oar2 = par2 - 1 ;
/* fprintf Co, " ptrm = C*ptr).mptr ;\n") ; */
fprintf C*o," 9 ") ;
fadvanceO) :
while Cpar2 > 0)
{
/* fprintf(wp," ptrm = (*Dtrm) .matctr ; \n"); */
fprintf(wa," 9 " ) :
fadvance(l) ;





If (nl == 0)
/* f orlntf (wo, " (*Dtrm) .rdelayO
forintf (»a/ to %d",num) ;
else
/* forlntf(*o," (*Dtrm) .fdelayO




If (nl == 0)
fprintf(*o," (*ptrm) .rdelayl
forintf(*q," 12 4d",nu«) ;
else
forintf(wo," (*Dtrm) ,f delayl
fprlntf (*q," 13 %d",num) ;
= %d;\n"#num); */
= %d;\n",num); */
= %d;\n" ,num) ; */







pari = savoarl ;
oar2 = savpar2 ;
/* end RFDEL */
•/
/*..............„
.-.-OEL AV MATRIX GENERATOR----------------------*/
/* Also generates default mode values for all functions Involved */
natqen( )
<
int oarl, par2, 1, 1, <, 1 , w ;
lnt num, fl, ol, tl ;
char s (8] ;
/*-_-------_--
----DEFAULT MODE GENERATION----------------*/
for (1 = 0; 1 < sym.cqunt; 1=1+1)
<
If (symt CI] .descno >= 0)
(
If (svmt CI] .f uncno > 0)
{
descld = 1 ; /* cmodeO needs descid for code gen. */
num = symtCil.fanld .'
fl = primt C(symt Ci] .funcno)] .fanout ;
ol s orlmt
C
(symt CD .funcno) ] .overld ;
tl = orlxt C(symt CI] .funcno)] .technology ;
If (num > fl) /* if non zero in ode */







-DEFAULT DELAYS AND MATRIX STRUCTURE- */
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whlleC 1 < dpr.r)
3 a symt Cdesct C 1] .dnuml .descno
tc a symt C) ] . f uncno ;
/* descriptor numner */
/* function numoer «/
strcoy(s, pr lmt Ck]
,
nam2) ; /* s contains name of function */
bdread(s) ; /* read block delays for s in rd/fdmat */
if (k >= 0) /* if not input or types etc.*/
<
pari a orlmt Ck) .numpar ;
par2 a primt Ck) .outo
la 1 + par2 - l ;
/* pari a number of inputs, oar2 a number of outputs











If (1 > 2)
<
If (1 > 4)
fprlntf (wo," ptr a (*Ptr ) .ext.otr ;\n") ;
fprlntf C«q," 7 " ) ;
else
fprintf Cwp," ptr a descC%d] .ext.ptr ; \n",J) ; */
forintfCwq," 6 %d",j) ;
}
else /* inputs a 1 or 2 */
forlntf (wo," Dtr a S(descC%d]) ; \n",j) ; */
forlntf(wq," 4 %d",j) ;
fadvance(2) ;
/*....
.............code for block delays--------------
lf (rdmat Cl-l) CT] !a -n
f prlntf (wo,"(*otr) .paramf2] = %d; \n"
,
rdmat [1-1 HOI ) ; */
fprlntf (*q," 5 2 %d",rdmatCl-U CO] ) ;
if (fdmat Cl-M (3] !a -1)
forlntf (wo," (*Ptr) ,param[3] a %d;\n" , fdmat Cl-1 ] CO] ) / */
fprlntf(wq," 5 3 %d"
,
fdmat Cl-1 ] CO] ) ;
If ((1+1) <a pari)
<
If (rdmat tl] CO] »a -1)
fprlntf(«p," («ptr).param(4] a %d;\n" , rdmat CD CO] ) / */
fprintf (wa, H 5 4 %d" # rdmat CD CO] ) ;
If (fdmatCD COl !a -1)
fprintf(wo," (*otr) ,param[5] a %d ; \n" , f dmat CD CO) ) ; */








for (m a 2; m <a oar2 : m a m 1
)
<
If (m as 2)
<
/* fprlntf(wo," (*ptr).mDtr a &(matx C%d] ) ;\n" ,matcount) ;*/
f prlntf (wq, " 14 %d" .matcount] ;
107
= matcount + 1 ;











/* forintfCwo," matx [id] .matptr = &(matxC%d]) ;Vn", */
fprintf (»n, n 15 *d %d",
matcount - 1, natcount) t
matcount - matcount + 1 ;
>
f advance(3]
.------code for bloc* delays------"--------*/
] [m-1] != -1)
" natxtldl .rdelavOs %d;\n" ,matcount-l , */
" 16 *d %d",matcount-l ,
rdmat (1-1) [m-l] ]
;
1 [m-1] != -1)
matx[%d] ,f delayO= %d;\n" ,matcount-l , */
17 %d %d", matcount-! ,
fdmat[l-lHm-l] ] ;
if ((1+1) <= Darl]
<
if (rdmatd] Cm-l] != -1)
/* fprintf (wo, " matx [%d] ,rdelayl = %d; \n",.-natcount-l , */
fprintf(wq," 18 %d I'd" , matcount-1 ,
rdmatllJ [si-in ;
if (fdmat [1] [m-1] Js -1)
/* fprintf (wo," matx[%d) .f delayl= %d;\n" , matcount-1 , */
fprintf (*q, " 19 *d %d" , matcount-1 ,




> /* end for *'»*/
> /* end for 1 = -- */
} /* end if * >= */
1 = 1 + 1;
> /* end for i = -- «/




-------.eOREAO ()----- -——------------— --*/




int i, j , numl, x, y, w, z, il ;
FILE *rl ;
char p[81 ;
rl = fooen("bldel","r") I /* bloc* delay file */
/*..—.....
-----initialize delay matrix to -1
for (i - 0; 1 < maxouts; l s i + 1]
for (j = 0; j < maxouts; j = j + 1)
-*/
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rd«at C i ] t j 1 = -l ;
fd-»atCi] C j] = -1 :
I
}
/*................. __ reacj default bloc* delays-----------------*/
fscanftrl , "4s", *) ;
while (strci>D(D f "END") != 0)
{
f scan.f (rl . "%d" ,&numl ) ;
or (11 = l; 11 <= nu-nt; 11 = 11 1)
{
fscanf (rl,"%d %d %d %d",Sx, «i y , &w, iz) ;
If (strc"io(3,s) == 0)
{
rd«atCx](y] a w ;
fdmattx] [y] = z ;
>
)
If CStrCBD(D,S) == 0)
brea< ;







/* <INI> => INITIALIZE : <INITSTRT*G>





If (SKlO != 1)
Darseld(6) ;
while (delimiter 1= 2)
<
parseid(Tiaxicev) ;
If (delimiter 1= 4)
error(27) ;
findldO ;
/* oeointCO] = null Indicator
/* INITIALIZE ends with ",'
/» '=' expected after the nans
/* syieol table index
/* Initialization value
deptnrO] 1 ;\n") ; */
aetid(ro,<J3) .;
if (err_count == D)
<
/« fDrintf (wd, "depthCO]
fprlntfCvq*" 20") ;




forintf (wq," 22") ;
/* fDrintf(wo," (*(enrft[01 )).tstr = freet ;\n" ): */










/* allocate storage for tstac- */
/* fnrlntf(wp," eMt[0] r fre*>t ; \n"); */
/* forlntf(wo, M fre<»t a (*f reet) . tntr ;\n") ; /
/* forintf (wp," (*(endt(01 ) ).tDtr = null ; \n") ;*/
<orintf(wq," 23 24 25") ;
>
/*-
/* qenerate code */











27 %s",toteen.buf ) ;
symttsymld] .descno)









































or (j =0; 1 <= 7 : j
{




fDrlntf (wp,"syn(%d] ,namet%d] = '",i.D ;
f outc(to<en_buf C j] , wo) ;
ferlntf (wp,"' ;\n") ;




printf(wD, "syn r%d) .index = %d; \n" , 1 ,synt Csymid] .descno) ; */
orlntftwq," 29 %d %d".l,symt (svnld] . descno) ;
advance(3) ;
= 1 1 ;
ntf ("%-s\n",buf f ) ; */
rlntf (wd, "sav.xrl te = ;\n") ; */
ortntf (wD,"nu-n.orlnt = %d ;\n",i) ; */
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/* fprintftwp," out_interval




= 1 ;\n") */
*/
strcoy(s,t)
char *s» *t ;
<
while(*s + + = *t++)
STRING COPYING ROUTINE--















whlleCsm == t[I] )
If (sti-n-J == '\P')
return CO) ;
returnCsCiJ - tCil) ;
)
/«« >*/
/*............... _...£*?? NFXT ID ROUTINE------ ------------------»/
getidCrx, ernm) /* finds the next id and returns it in token. buf */
lnt ernm ; /* error number In case of EOF */
FILE *rx ;
{




wnlle( (delimiter < 1 ) II (flaa == 0))
{ /* flag = 1 when some non blarfk char is */
/* read into token buffer */
e = fgetc(rx) ;
buffCbb) = c ;
bb = bb 1 ;
If (bb > 78)
<
If (DrlnDflag == 1)
{
/* printfC* %-s\n M ,ouff) ;
/* buff Is the 90 character buffer for */
/* printing the entire line after it is */











• dell-niter — -1
break: ;
case # #9 2 deli-niter
break: ;
l ;
case ';' : delimiter
break t
S 2 ;
case * • * •• dell-niter
breaic :
* 3 ;
case 9m* 1 dell-niter
break: i
4 ;
case ')' i delimiter
brea< ;
= 5 ;





If (flag :: = n
dell-niter = 7
buffCbb-H = »\0» ;
/* flaq = 1 indicates that */
/* some non blank character*/
/* *as read into token_buf */
print trie line and
if (Drinoflaq == 1)
<
/* printf C*-s\n",buff ) ;
)
/* outDut errors in the /




/* Initialize line huff */
case EflF
-
: orintf ("*-s\n" ,buf f ) ;
error(ernm) ;





/* abort the oroaram
*/
»/
default flag = 1 :
deli-nlter = ;
>
if (delimiter == o )
{
if (i <= 6 )
{
token.buf [11 = c ;










/* Toieen = max^ey If a nonkeyword name is encounter ed else It is */
/* eaual to the index of the keyword In the keyword taole */
f ind.tokenC )
int i ;
for (i = 0; i < naxxey; i = i 1)
If (strcmD ( toKen.buf .keyword Cll ) :
breaK ;
tolenn «i; /* token s maxKey,
)
/* sequential search */
)








SINGLE ID PARSING ROUTINE----------------------
/* 1 = token number to be comoared to
/* find the next identifier */
/* find token number */
if (toknn == maxkey)
<
findorimO ;
if (orimid < DriTi.count)
error(25) ;
}
if (toknn != ij
error(i) ;
/* check if name •= function*/
/* keyword found */





/*.... .......... ...findid (symbol table Index)-—«————»/
/* finds the svmhol table index. An error "essaqe is generated if*/




for (1 = 0; i < sym.count; i = i 1)
if ( strcmD( tof en.buf ,symt Ci] .name)
break ;
01
if (i s= svm_count)
error(28) ;
symid s -i •
}
/* name not found in the symbol table */







-FIMODESC (desc table index )------.--------------*/
/* This routine is used in conjunction with the DEFTER oarsina to*/






for (1 = lira; i < dptr; 1 = i f
if (stremp(sbuf ,desct tl] ,f un)
break ;
11m * i 1 :

















This routine updates the descriptor table.




strcpv(desct Cdptr ] .f un, s) ;
desct [dptr
1
,dnum = num ;












for (1 = 0; i < prim. count; 1=1*1)
If ( strcmpC token.buf, print [1] ,nam2) == 0)
break ;
prlmld = 1 ;
>
/*................
-s Y MP OL TABLF UPDATE---------------------------*/
/* This routine updates the symbol table, sym.cnunt = symbol */
/* table Index, desc.no = descriptor number, */







descno = desc.no ;
sv"t Csy^_count ] . funcno = typ ;
strcDytsytitCsyi -count] .name, to*en_buf)




/«-....----— .— .CODE GENERATION (input descriptors)-------------*/
code.lnDut(i)
int if /* i s desc.no */
{
int j;
if (err.count == 0)
{
/* forintf Cwd," descC%d] .pfunc = read.input ;\n" ,i) ; */
fprlntf (wq," 33 %d 0",1) ;
/* fDrintf(v»D," desc(%d] .DaramCO] = %d; \n" , 1 , tosen.buf (0] ) ; */
j=hashf(toKen_buf)r
fprintf(«g," 1 Id n %d",i, j) ;
/* parameters and 1 contain the input line name */
/* forint£(*»p," desc C%dl .param [2] = UVn",!) ; */







int i ; /* i s error number */









printf.(" 'MODULE' exoected, %s found\n",
errt Cerr-ptr) ,nm) ;
b r e a < ;
orirtfC 'INPUTS' exoected, %s «ound\n",
errt (err-ptrl .nm) ;
breafc ;
printf(" 'OUTPUTS' exoected, %s found\n",
errt ferr-Ptr] .nm) ;
brea< ;
printfC 'TYPES' exoected, *s found\n",
errt (err-ptrl .nm) ;
breaic ;
orintf(" '(' expected, Is foundVn",
errt Cerr.ptr] .nm) ;
brea* :
orintf(" '}' expected, %s foundNn",
























b r e a < ;
orlntf ("









































'INITIALIZE' expected, *s found\n",
errt ferr_ptr] ,nit) ;
'PRINTOUT' exoected, %s toundVn",
errt Cerr-Ptr) .nm) ;.
'DEFINE' exoected, found ,%s \n"
,errt [err.otr] ,nm) ;
name %s is a keyword\n",
errt Cerr.Ptr] .nm) ;
count = %d, >>COKPTLATIDH dlscont inue-nn"
,
err-count ) t
'=' expected after %s\n",
errt ferr-Ptr) ,nm) ;
*s Is undeclared\n" ,
errt Cerr_ptr) ,nmj ;
'(' expected after %s\n",
errt [err.ptrl ,nm) ;
%s Is undefined f unct lonVn" ,
errt terr.Dtr] .nm) ;
',' expected after %s\n",
errt ferr.ptr] .nm) ;
')' expected after %sSn",
errt terr.ptr] .nm) ;
unexpected EOFVn");
mlsstno FNOVn") ?
Incorrect » of args. on LHS %s\n"
, errt Terr_otr] .nm) ;
In syntax, %s unrecoanlzed \n"»
errt terr.ptr] .nm) ;
count = 10, >>Compllation discontinued^")
= 0, ***END OF CnMPILATI0N**«\n") ',
1st DELAY Index Is > liirSn");




case 43: urlntf(" missing ';'\n") ;
break ;
case 44: prlntf(" undefined f imctlonVn" ) ;
oreak ;
case 45: printfC" missing TYPESNn") ;
break:;
case 46: prlntf(" missing >\n") ;
break ;
case 47: printfC" missing ')'\n")J
break:
case 48: printfC" missing D£FINE\n" )
;
break ;
case 49: printfC" incorrect t of inDut arguments in call\n");
break ;
case 50; printfC incorrect « of out arguments in call\n");
break ;
err_count = err.count +• 1 ;









.---GUTERP OR ROL'TINK------- -------.-------*/
/* This routine outputs all errors encountered in a line after */





while Cerr.Ptr >= 3) /* If error count for a line is > */
< /* print all errors encountered */
errmessageCerrt CI] .errno) ;
i = 1 t 1 ;





-ERROR ROUTINE— --.---- --.— --«/
/* This routine enters the error number and the name of the wrong*/
/* identifier In the errt (error table). The errors are printed */
/* after the whole line has been scanned, */
/* i = error number /error (i)int i ;
{
err-Ptr = err.ptr + 1 ;
errt Cerr.ptr] .errno = i ;
/* error count for one line




strcpv(errtCerr_otr1 .nm,to<en„ouf) ;/ copy name of wrong ldentl.*/
/*« • */
/«._-..._..-.--...- f irstpn -------------------------------------.*/
/* This routine scans the user program for any expansion requests*/
/* If found, thev are put on a exot stacK alona with their func •*/






, option, tDld , found;
char temolC8], targetCSl;
rl=fooen("oll","r");
searchcrl, rl, -1, 9, 0,43) ; /* search for DEFINE (9) */
/* 48 a missing define error */
getid(rl,42) ; /* 42 = missing INITIALIZE error */
flnd.toKenO ;
while (to<nn!=6) /* search for EXPAND */
<
if (toKnn sb 21) /* EXPAND «/
{
sf ound=0;
getidCrl,33) ; /* this is what we expand; 33 = EOF error «/
strcoyfexpt Cexocount] .f name, toKen.buf) ;
strcovCtempi , to<en.ouf ) ; /* save name for later */
e x o c o u n t +
;
getid(rl,33) ; /* how far do we expand? */
f indprlmC )
if (primld<prim.count) /* a valid primitive? */
<





found=0; /* no, wnat type Is It? */
for (1=0; K=maxpld; 1++)
{
1 = 0;
while CtypellstCi) [j] ,used==l)
<
if (strcmpctoken.buf .typelist fi] Cj) ,sname)==0) /* match? */
{
strcpy( taraet ,primt CI] ,nam2) ; /* primitive name */










> /* end for */
if C(l>maxoid) &S, Cfound==0))
error(44) ;




orintfCI couldn't find %s In any of the circuit descriptions. \n"
,
target);
printf ( "\n\nDo you wish to: \n\n");
orlntfC 1, Continue anyway\n");
printfC" 2. Give up\n\n"):









/* look for INITIALIZE */
/* end while toicnn */
lUltl.'nodC )
;
I close(r 1 )
;
>
/* do multi-nodule case after */




/* second nass routine, expansion Is carried out In this routine */
/* First the specs for user prooram are copied to PlEXP. The func*/
/* * for function to be expanded is determined at tne same time. */
/* Next, the function's description is copied to SCSI. Trie user */
/« program is searched for any call to funtlon to be expanded, */
/* The code from SCR1 is substituted at this oolnt. The expanded */
/* circuit is stored in SCR2, Finally PlEXP, SCP2 are aooended */
/* along with the simulation specs from user program. */




lnt 1, J ;
count = n ;
/•--search for TYPES In user proq Ccopy to PlEXP}—•—••«..
searchC rl, *1, -1, 3, 1,45) ; /* 45 = missing TYPES error
.*/
*/
/----------searcn If function to be expanded Is a TYPE----------*/
»nll» (l) /* search function to be expanded. Replace it*/
< /* «lth x's. Find Its fnum and out In expt */
aetidCrl,41) ; /* 41 = missing { error */
flnd.tokenO ;
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If (toicnn == 4 )
break }
pdelim(wl) ;
/* '<' then break */
/* print to P1KXP »/
/* function name, not an INTERNAL */if (toknn J= 8)
<
findorimO ;
if (primid >= prin-count)
errorOO) ;
while (1) /* search function's name in TYPE list */
{
getid(rl,43) ; /* 43 = misslnq ; error */
if (strcmo( token.buf, expt Cexonum] , frame) ss 0)
(




if (delimiter == 2) /* if ';' then end of TYPE list */
breaic :
> /* end type search */
>
else /* INTERNALS */
(
search(rl, wl, 2, -1, 1,43);/* print internals as is */
/* 2 = dellm ';' (error 43)*/
)
> /* end TYPES */
/*.._..........
....find primld for the function-------------—---*/














.----..-....find function in lib—----- ...........-...*/
r2 = fopen("llbl","r") ; /* library */
si = f openCscrl", "*") ; /* scratch file for function */
while (1) /* find the function to be expanded in the lib */
{
qetid(r2,44)j /* 44 = function not found in lib */
flnd_token() ;
if (toknn == 0) /* MODULE */
{
qetid(r2.33) ;






/* 43 = ulssinq ; error */
/* OUTPUTS */
/------------------function found---------/•—-Store Inputs, outputs on stacks-










strcoyClnstack [incount] .token.buf 3 ;
incount = incount 1 ;
>
outcount = ;
while (1) /* OUTPUTS */
{
getldCr2,45) ; /* 45 = missing TYPES error */
f lnd_tokenC) ;




strcoy Coutstack [outcount] , token,buf ) ;
outcount = outcount + 1 ;
}
>
/---------------TYPES should He tacked by function name-














if Ctoknn == 3
{
pdellmCsl) ;
/* 41 = -nlsslno { error */
/* < */
/* INTERNALS /
/* internals are cooled on to SCR1*/
searchCr2,si ,2, -1 , 1 , 43) ;/* so that they can be reproduced*/
/* 'occurance' times at the end */
}
else /* TYPE declarations */
<
p d e 1 1 m C w 1 3 ; / function types are tacked oy the name * /
while CI) /* of the function to be expanded */
( /* They are saved on a stack so that it */
/* can be determined in its desc, if a */
/* tvoe is used Cwill be tacked similarly)*/
getidCr2,43) ; /* 43 = missino ; error */
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strcpy ( tyostack [tyocountl , toKen.huf) ;
tyccount = tyocount 1 ;
for (1 : 0} 1 < 5l 1 > 1 t 1)
{
If (token.bufCl] == '\0')
break ;
}
for (] s it j < 5; j = j + 1)
token. buf C1] = ' ' ;
token. buf(5] = primt Cexpt texpnum] . f num] ,na*n2 CO] ;
token_buf(6] = primt Cexot texpnum] .
f
num] ,naT2 (1 ] ;
token. buf C7] a '\0' ;
Pdellm(wl) ;
If (delimiter == 2) /* ; */
break ;
>
fprintf(sl," { \n") j
count = ;
/*- • */
/-------------write structural desc, to SCSI----------------
while (1)
<
searcn(r2, si, 4, 5, 1,46):/* 4 = '=' , 5 = '}• */
/* write structural description to scr file */
/* Tvoes are tacked by function's name */
If (toknn== 5)
break ;
aetld(r2,46) ;/* 46 = mlsslna } error */
ftvoeO :
If (ft != 0) /* Indicates tyoe declared »/
<
for (1 = 0; 1 < 5; 1 = 1 * 1)
{
If (token.bufd] == '\0')
break ;
>
for (1 = l; j < 5; 1 = 1 1)
token.bufCj] = ' ' ;
token.bufC5] = Drlmt (expt Cexonum] ,
f
num] ,nam2 CO! ;
token.bufC6] = orlmt Cexot CexDnum]
.
fnunl ,nam2 (1 ] ;
token.buf C7) = '\0' 7
>
pdellm(sl) ;
searcb(r2, si, 5, -1, 1,47); /* 5 = ')' */
/* outputs */
count = o ;
)
f c 1 o s e ( w 1 ) ;
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f closet sn ;
fclose(r2) ;
count = ;









forintf (ix, H *s",toKen„buf ) ;
count = count 1 :
switch(dellniter)
<
case 8 : forintfCwy," "J ;
breaic ;
case 7 : £printf(wx," \n") ;
count = ;
breaic ;
case 6 : fprintfCwx," (") ;
brea< ;











case 4 : fprintf(*x," =") ;
breaic ;
case 3 : f Print f(*x, " :") ;
breaic ; .
case 2 : fprintfCwx," ;\n") ;
count = ;
breaic ;
case 1 : f prlntf ( wx. " ,") ;
breaic ;
>










f copy( ) */
123
FILE *rr, *ww ;
<
int c ;




















/* read the token from file */
/« see what it is */
/* auit wnen we see END «/
/* write the TYPES token */








f printf (outf , " ; \n"); /* no types, start new line «/
>
breatc;









/* write ttie INITIALIZE token */
/* check for seouence of */
/* INITIAL;; PRINTOUT: */
/* is this PRINTOUT? */

























/» write the DEFINE token */
/* check for sequence of */
/* DEFINE;; INITIAL:; PRINTOUT: */
/» is this INITIAL? »/
\n"); /* yes, print new line */
/* then print INITIAL */
/* is this PRINTOUT? */
fprintf (outf ," ; \n")r /* yes, print new line */








> /* end switch (toknn) */
> /* end while (toKnn) */
print_select=0;
/* write the token */
/* and oet the next one */
>
• */




lnt c, i, j ;
for ti 0, 3 a 6; 1 < J; i*+, j--)
<
c s sm ;
sCil =• sCj] ;












sri+«-] = n % 10 + '0' ;





--FT YPEC )—— ---———— -————— ----.
/* It finds if a type for the function name in the primitive's










If (strcmpC token_buf , typstacKtiJ) == 0)
<





cexpand(exnum) /* exoand orimltive's occurance «/




s2 * f openC "scr2" , "«") ; /* expanded desc */
ri a fooen("Dii M
, "r") ; /* user prog */
occurance a o ; /* * of times call to function Is made */
/* Internals will be duplicated this * */
search(rl,rl, -1,4, 0,41); /* find circuit description */





ctct_llne(Soutlcount , r 1 ,out IstacK, Slnlcount, lnlstacK, iskip) ;
If (found.endari) /* find an ENDSWAP while in clctline?*/
{
found. endaO; /* sure did, set up for the next one*/
forintf(s2," ENDSWAP ; \n"); /* write the Keyword onto SC92 */
}
if (found. start = = l) /* find a SWAPLIM while in ctctllne? */
{
found.startao? /*' yes, oet ready for the next one »/
forlntf Cs2," SWAPLIN ;\n"); /* write the Keyword onto SCR2 */
}
/*«
if (sKiD aa 1)
breaK ;
•*/
/--------------------print same, or substitute code-




if Coutlcount != outcount)
error(50) ;
if (inlcount != incount)
error(49) ;
>*/
if (err.count a= o)
<
substituteO ; /* substitute the primitive's code */





/* print the code as is «/
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for r 1 = ; i < outlcount : i = 1 I)
<
strcpyCto<en.ouf
, outlstacK Ci] ) ;
delimiter = 1 ; /* , */
If (1 == Couttcount-1))
delimiter = 4 ; /* = */
pdellmCs2) ; /* SC*R2 */
)
strep yCtoxen.buf, savfunc) ;
delimiter = 6 j /* ( */
odelimCs2) ;
for (1 = 0? 1 < inlcount; 1=1+1)
{
strcovCtoicen.buf
, Inlstack CI] 3 ;
delimiter = 1 ;
If (1 == Cinlcount-1))










/*............. ..._.. S uhstltuteC )-----------------------------*/
/* copies function's code from si to s2. Internals are taciced by */
/* occurance number */
substltuteC )
{
lnt 1, sKlpl ;
si = f ooenC "scrl , "r") ; /* function's description */
searchCsl ,sl.-l , 4, 0,41) ; /* find description */









/*.......— .......— -write to SCR2 ( s2)-— ----------—--«------*/
/•inputs/outputs are replaced by corresoondlna names from ln/outl*/
for CI = 0T 1 < out2count> 1 = 1 + 1
)
{
foutorder Cout2staci<: CD ) ;








f lnorder (out2stac* [11 ) ;
if (lnorder != -1 )
{
strcpy (to<en_buf , inl stack [lnorder] ) ;
>
else
tacic(oceuranee,out2stac>c CI] ) ;
}
delimiter s i ;
If (1 == (out2eount - i)]
delimiter = 4 ; /* = «/
pdellm(s2) ;
strcpy( token.buf , savfunc) ;
delimiter = 6 ; /* ( */
pdellm(s2) ;
for (1 0; 1 < inZcount; 1=1+1)
<
f lnorder Cln2stacKfl] ) ;
if (lnorder •= -1]
(





If (outerder 1= -1)
(
strcpy( to*en_buf , out lstack [outorder] ) *
}
else
tack(occurance, ln2stac>c CI] ) ;
>
delimiter = 1 ;
if (1 == (in2count - 1)1
delimiter = 5 ; /* ) */
pdellm(s2) ;
>
fprintf(s2, B ;\n") ;
count = o ;







>f outarder ( ) •*/
128
Ilnt i ;
for (1 = 0; i < outcount; i = i * l
)
(
if (strciDCs, outstackti] ) == 0)
b r e a < ;
)
if (i >= outcount)
outorder = -1 ;
else
outorder = i ;
/*«
• */





for (i = 0; i < lncount; i = i + 1)
<
if tstrcwpCs, instacieti]) == <n
breaic ;
)
if (i >= lncount)
inorder -1 ;
else





/«-----------------_-_-- C )ct_l ire C) ---------*/
/* This routine reads one line of circuit description and stores */
/* inouts, outmits in orooer arrays */
cKt.line( oocount , rx, oostac*, iicount, ilstacfc, SKipl)
lnt *oocount, *licount, *s<ipl ;
FILE *rx ;




while (1) /* out outputs on out stacic */
<











/* did we find an ENDSrfAP?*/
/* yes, tell CEXPA^jd */
/* get the next to*en */
/* and see what it is */
/* find a SrfAPLIN too? */
/* ves, tell CEXPAND */
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ietirt(r*,4*);
f lnd_to*en( ) ;
}
if (toknn == 5) /* } */
{
skipl = 1 ;
break ;
>
strcoy(oostack C*oocount] , token.buf) ;
oocount = *oocount 1 ;
If (delimiter == 4) /* = */
break ;
} /* end while outputs */
/*«
if Cf*SKlpi) != 1)
^
getid(rx, 33) ; /» function name */
strcpy(savf unc» token.buf) ;
>*/
/*................-.......... im PUTS-- --------------
•lleount = ;
while(l) /* lnouts */
{
getid(rx,47) ; /« 47 = missing ')' error */
strcpy(listack[*licount) , token. buf) ;
iicount - Micount + I t








search(xi, xo, d^lm, tokm, fg.ernum)
ftlf *xl, *xo ;





if (fg == 1)
<
pdellm(xo) ;
if (delimiter == 5)
i




If (delimiter == del*)
break ;
flnd.tokenO ;










int i» j ;
strcpy(token.buf
, iobuff3 ;
for (1 * 0; i < 7; i * 1 1]
{
if (token.buf (13 ss '\0'3
break ;
>
for (j = 1; j < 7; j a j + 13
token.buf(j] = ' ' ;
token.bufC7] a '\0' ;







/* This routine handles sub modules. All sub-modules are tacked */
/* to the library (STRUC3 In the front. Also exDand table is */








if (toknn == 203
break ;





/* 34 s missing END error */
/» END «/
/* MODULE */
/* sub module name */
5trcpy(pritnt[prlm.countJ.nam2, token.buf
3
strcoy(expt (exocountl .f name, token_buf3 ;
expt Texpcount] .f nun = prlm.count ;
prim.count a prlm.count * 1 ;
expcount 3 expcount + 1 ;
pdelim(iil3 ;
search(rl, 111, -i, 5, 1,463; /* 5 3 > */
>












fllecount a fllecountt numm ;
















for (hashval 0; *s !s *\0' ;)





/* convert fro^ string to f */




















/* hashtable collision? */
/* yes, add a prlue number..*/




* PrecomoilaMon Routines *
* for the compiler *
* Including: structural exDansion handlinq *
* USING handling *
•llIllllllIlIIII<Iltltl1IIIII('IIH«liM*<f«ttl|ltttfl<Mlill/






extern lnt strepyO ;
extern int strcmoO ;
extern int getldO ;
extern int f ind.tokenO ;
extern int flndprimC) ;
extern lnt pdelimO ;
extern int fcopyO ;
extern int eooy-noendO
;
extern int ckt-lineO ;
extern int searchO ;




/* maximum number of Keywords */
/* maximum number of primitives */
/* maximum of 32 outputs per prim */
DECLARATIONS--— --—— -——————— */
/* copies one string to another */
/* string comparison
/* get next identifier
*/
«/
/* returns the token number */
/» (keyword table index) */
/* the given function name/type */
/* finds primitive library index*/
/* prints a file of keywords and */
/* tokens, separated by delimiters*/
/* file copying routine */
/* copies everything but END token */
/* scans one line of ckt desc. «/






/* Primitive table :
/* primitive table






lnt nunpar, outD ; / *
lnt normld, fanout : /*
lnt technology, overld ; /*
> ;
numpar a no, of parameters */
for the function */



















/* this holds system-generated */
/* expansion requests */
/* each of these nodes will contain a module */
/* specified In the USING parameter list */
/* this Indicates whether used or not */
/* each of these nodes will contain a function*/
/* and level for a library VOHL nodule */
/* expansion table */
*/
/*......... ......... STORAGE ALLOCATION----—------------------*/
extern struct prim-tab orimt Cmaxprim] , *primntr ;
extern struct swaoname typeilst Cmaxorlm) [9-] ; /* table of replacements*/
extern struct swapname swaplist C20] C8] ; /* USING parameter list storaqe */
extern struct namepair reqtable Cmaxprim] ;












/* numoer of system expand reqs */
/* line index for swaplist */
/* Index within single line */
/* Indicates whether all of this*/
/* is necessary or not */
/* indicates need for additional*/
/* expansion declarations */
/* Indicates presence of SWAPLIN*/
/* indicates presence of ENDSwAP*/
/* set if cell Is to be added to*/
/primitive library */
extern int delimiter, bb, sicip ; /* delimiter = delimiter type */
/* bb a. buff C80] index (line) */
extern int toknn ; /* err.count = error count */
extern lnt cellcount; /* * of MODULES in user program */
extern int orlnpfiag; /* controls orlntino of source */
extern lnt print.select ; /* determines whether a ')' causes*/
/* a linefeed or not (def ault=no)*/
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extern lnt Drim.count, primid
extern lnt sys.Drimsj
/* prim.count s « of primitives */
/* numher of system-defined prims*/
extern lnt features [maxorim] C2) ; /* used to describe tne tyoe of */
/* descriptions available; */
/* -1 -> empty -> bloc< only */
/* 1 -> struc only 2 ->block & struc */
extern lnt append.table Cmaxorlm] ; /* Keeps track of tne functions we've */
extern lnt apoend.lndex; /* added to the user program */
lnt modules.to.do; /* number of STRUC-only additions to do */
extern lnt exodone ; /* maries eomoletion of STRUC expansion*/
extern lnt no.comollatlon; /* used when only making library additions*/
extern char token.buf [8] , savbuft81, buff [80] ; /* buff * I line */
extern char keywordtmaxkey] [8] ; /* keyword table */
extern char lnstack tmaxouts) [8] , outstackCmaxoutsHS) /
extern lnt incount , outcount ;
extern lnt count ; /* for printing on the file */
extern char savfunc[8] ;
int maxpld:
extern FILE *rl t
extern FILE *r2 ;
extern FILE *r3 ;
extern file *r4 ;
extern FILE *wl ;
extern FILE *tl ;
extern FILE *sl ;
extern FILE *s2 ;
/* pointer to input data file
/* pointer to STRUCT library
*/
*/




















/* first keyword an add key?*/
/* yes, start looking for */
/* a missing DEFINE, */
/* take a look at the 1st */
/* module.., */
/* find a MODULE token? */
/* yes, update count */
/* read the next token */
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/*«
f Ind.tolcenC); /* should be a DEFINE */
if ((to<nn!=9) SS, (start. looKinn==l ) ) /* Is It? if not... */
<
no.compilations ; /* this is a cell addition only,*/
printfCno compilation this pass\n"); /* note--if this is Just a «/
> /* missing DEFINE, let Ausif*/
/* handle it. After all, he */
/* wrote this thing <grin>, */
while (toicnnia20) /* scan the rest of the cKt */
<
if (toknnaau) /* find a MODULE toleen? */














/* build a VOHL file with no */
/* END Keyword */
/* modules added go here */
/* used locally for each module */























/* largest prlmld encountered */




































/* and to tne new eict file */
/* save the TYPES Keyword «/





If ((toKnn==8) II (toKnne»4))
breafc;




/* find out wnat we just read */
/* it might be a prim, so eheeK */
/ if this Is a primitive */if (primld < prim.count)
<







/ not a primitive, so add it
i=0;
whilettypelistCcurrent.primitive] Ci] ,used==l)!; /* loot? for next free space*/
strcpy(tyoelistrcurrent_prlmltiveJ[i],sname,toKen_buf);
ty pel 1st Ccur rent.primitive) Ci) .used=l;
)
/* while CI) */
if (toKnn==4)
{
eountsO; /* if a '<', then no TYPES */
fprintfCr2," ; \n"); /* so w e need to save a '#' */
If (adflag==t);
fprintf (adds, " ; \n");
















/* if token is a '>' then */
> Vn");
/* that's the end of this */
/* module, so print *>' and */










/* print system expand reqs */
/* put linefeeds after ')'s */









/* no linefeed after ')' */
/* print DEFINE token */
/* read the next toicen */











/* no, INITIAL found */
\n"); /* start a new line */
/* and print INITIAL */











/* user wants EXPANDS */
; \n"); /* start a new line
/* put ours first though*/












/* DEFINE Darams present */











/* END token, so quit */
/* EXPAND */




fprintf Cr2 # "S«APLIN » \n")i /* mark this ckt line */
/* we'll be doing swaps */
/* and probably calling */'
/* for expansions */
/* get the parameter list */
/* is this a NDEXP? »/
/* don't need to call tor*/
/* expansions */

















for Ci = 0; Ksmaxpid; 1 = 1 + 1
)
<
jsO; /* need to find it in list*/
while (typelistlil [j] .usedssi)
<
if (strcmp(token_buf ,
typelisttl] Cjl .snamejsso) /* a match? */
{
strcoyCbuff erl ,primt [i] ,nam2) ; /*yes, save*/
f ound=l
;
break; /* and continue */
>
else
} +; /* no, look at next TYPE */
> /* end while typellst*/
if (founds=l)
break;
> /* end for */
} /* end if found */
> /* end else */
strcpvCswaplist [line.count] [line .item] .snarne,
token.buf); /* one by one */
swaollst[llne_count3 [line.item] ,used=l;
line_item++;
> while (delimiter !=5); /* stoo for a ') */
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c<t.llne(&otttcount,rl,outstacic,£lneount,lnstactc,&slclpl3;




,outstac* [1] ) ;
If (adflaq==l)
fprlnt£(adds," %s , ,outstac« (13)
;
>
fprintf(r2," %s » " .outstac* tl])
;
If (adflagssl)
fprlntf (adds," %s " ,outstacic tl] 3
:
f print* (r2,"%s(",savfunc) ; /* write the function name */
If (adflaq==13
fprlntf (adds," %s(",sav func 3
;
for (i«0; Kineount-l; i*+) /* write the Inputs*/
<
fprlnt£(r2," %s > ,lnstacK (13 3
;
if (adflag==l)
fprintf (adds," %s , ", instackCil )»
>
fprintf(r2," %s 3 J\n" , instaelcCij 3 /
If (adflaq==l)
forlntf (adds," %s 3 ;\n",instae< CI] )
If (expand.f lag=*l 3 /* need to call for expand? */
<
for (laO; i<req.count; 1++) /* yes, see If */
< /* already did */
If (strcmp(reqtable(13 ,e_from,savfunc)==03
break; /* if already marked this */
> /* one tnen Ignore It */
if (l==reo.count)
{
strcpy(reqtable [13 ,e_to,buf f erl ) ; /'expand to here */

















/* Increment swapllst • /







> /* switch */
> /*while*/
felose(rl) ;
fprlntf (adds," ENO ; \n");
t elose(adds) ;




/* and read the next one */
/«
/* end the file */
/* END the file */











routine prints any system-generated expansion requests */
the file r2 (ourFiLE) . */
)
; Kreq.count; i++)
















struc.exoandC ) • */
/« scan alono until found < */
/* looking for { (indicates */
/* we're in the circuit proper) */
/* scan along until found { */

















/* get the function name and*/
/* see If It is a primitive */
>
If (prlmidorlm.count) /* yes, but Is It a valid one?*/
< /* If not, let Auslf handle It*/
if (featurestprimid] C0)==1) /* STRUC-only description? */
{
passdown=prlmld;
append(passdown,r2) ; /*add It to work file */
> /* If features */
> /* If oriuld */



















/* hey, finished one */
/* decrement the cell count */
/* cell count =0? */
/* yes, place the END on the */
/* expanded file and close It*/
/* modulesTodo also * 0? */
/* yes, then we're finished */
/* no, further expansion is */
/* reauired--make a new file */
/* the old OUTFILE becomes */
/* the new INFILE */
rl=fooen("lnflle","r"); /* build the new OUTFILE by */
r2sf ooen("outf lle","w") ; /* copying everything but tne*/











/* count the # of cells In */
/* this new input file */
/* now that we've got the files*/
















If Caopend. table talndex] ==otarget) /* already added this one?*/





/* yes, skip */













If ((orimld<prlm.count) && (primid==ptarget )
)
{
donesl; /* yes, quit










/* no, wrong primitive*/
/* found a MODULE? */
/* yes, is it the right one?*/
/* get the primitive name*/
*/






fprintf (wrlteflle, ; \n");




/* write the TYPES token */
/* no TYPES ? */
/* start new line */
/* print the { */







/* copy down to •> */
/* cooy the token */
/* and get the next one */
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p^elli»(wrltef 1 le); /*wrlte tne ')' */
aooen-l.table Caooend.lndexJ =primid; /*and uodate the table */






> /* if */
print.seiectaO;
> /* append */
/*'
/* restore to previous state */
/*.._-.-.--..—...-......._ swap ()....-.---.....--.........*/
/* This routine is invoked after expansion and just before*/
/*• compilation. If there are any requests for function */
/» name substitution with USING, thev will be handled */
/* here. The affected lines are delimited by SWAPlTN and */

















/* raw file is Pll */
/* processed file goes here */
/* copy down to the '{' */









if Cskipl==l) /* quit when w e see a »>' */
break;
if (found.end==l) /* find an ENDswap while getting ckt line?*
<
perform=0; /* no need to check for swaps */
found.end=0; /* set up for the next ENDSwAP key */
>








/* need to start looKinq for swods •/
/* set up for next. SW^plin key */
/* select the next line of swaollst */




If CtvpellstCprimid] CO] .usedssn
<
/* move function name to toicen buffer*/
/* and see what type It Is */
/* initialize USING param selector */
/* this TYPE is user-defined? */
f ound=0; /* yes, initialize to "not found" */
/* match USING param list..*/while (swaollsttswapsl Cl],used==l)
j=0;
while (typelistCprimidl tj] ,used==n /'..against TYPE list */
<
if (strcmp(s*apllst(swapsJ [i],sname,
typellstCprimid] C jl .snane)=s0) /* a watch? */
<
strcpyCsavf unc,typeiist tprimid] [ j] .sname) i /* yes, swap */
/* tell outside world we're done */
/* and quit */
/* no, loo* at next TYPE */
/* while typellst*/
/* are we done? */









i + + ;
> /* while swaplist */
/* no, try next USING parameter */
if (found==0)
<





> /* If tyoelist */
> /* if perform */
for (1=0; i<outcount-l; i*+)
fprintf(wl," %s .".outstacicti] );
fprlntf(wi," %s = ",outstacic(13 );
/* write outputs*/
fprintf (wi,"%s(", savf unc);
for (1=0; Klncount-l; i++)
fprintf(wi," %s ,",instacK(i] );
/* write the function name */
/* write the Inputs*/
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fprintf («!," %s ) ;\n",i*stac*rin;














































/* write the *>' */
/* then copy rest of file*/
/* copy circuit body »/
/* copy the DEFINEd parameters »/
/* loo* for the initial: */
/* cooy the processed file */








char targetname t] ;
•*/
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/* find a MODULE? «/
(
FILF *ilb;
int f index, sxip;
lnt lncnt ,outcnt , i, intaole;
char inst<(*axouts] C8] , ost< C-naxouts] C8] ;
struct funetable f taole CTaxpriir] ;
lib3f pen("struc","r");






getld(iib,4i); /* yes, Is It the right one? */
if (StrcnpCf nan, toKen.buf )==0)
<

























for (i=0; Kfindex; i**3
<
chec* taoleC i , tlntaoie, ftable); /» this one in expand table? */
if (CftaoleCl] .level > features ttaraetpid] CI ] ) &i ( lntable==0) )
{






f (Cf tabled] ,level==f eatures CtargetDld] tl] ) i&
C s tremp(£table 1 1] , fnname, tar getna*e)s*0]
)
{ /* function name what we're looKlng for? */












«result=0; /* Initialize to "not found" */
for (1=0; Kexpcount; 1*+J
{











for (k * Of k < expcount; ic = ic * 1) /* each expansion request*/
{ /* handled one at a time */
rl fooen("oll","r");
wl = f open("plexp" , "w") ;/* declaration part of expanded*/
/* user program */
secondp(fc) » /* second pass expansion */
felosetrl) ; /* expanded desc. is In SCR2 */
/* expanded declaration InPlEXP*/
/«.........-.. ...eopy piexp to temp----———————*/
tl * f openC "temp" , "w") ;
rl f ooen("oiexp" , "r") ;
fcopy(ri,ti) ;
fclose(rl) ;
/*-..«............ ..._..........._.. . ........ */
/*-----------copy Internals of function to tl with taclelng----*/






/* read internals and codv to temp with tacking */
/* 41 a misslna { error */
/* { */
/* INTERNAL */
if CtoKnn b= 45
break ;
if Ctofcrnn 1= 8)
{
end = t
for (i 0» 1 < occurence; i a i i)
<
tack(i, token.buf) ;
if (delimiter as 25 /* ';' */
<
end s i j
if ((1 1) != occurance)
delimiter a l ;
>
pdelim(tl) ;
if (end as i]





> /* end while */
fprintfCtl," < \n") ;
felose(sl) ;/»— - - ......„.*/
/"-•----------append SCR2 to temp and copy back to Pll--*/





tl a f ooen("temp" , "r"5 ;





> /* end for */
if (exocount a= o)
printf(" >>> No expansion reauest \n");
else /* tack last part (simulation control specs) to Pll */
<
rlaf ooen( "pll " , "r")
:
tl a i open( "temp" , "w") ;
fcopy(rl,tl);
fclose(rl);


















b r e a k
;
/* get next token after > */
/* MODULE */








































o r e a *
;
} /* while */
felose(tl) ;
tl = fopen( "tei>D" , "r"
)



























/* found the end toKen */
case 26: orintf (" ADDCELL not Installed yet,.,.\n");
brea<;






Pdellro(r2); /* write MODULE toteen */
getidCrl ,33]
;
/* get the module name */
strcoy(prlmttsys_p rims], nan2, token _buf);
prlntf ("%s\n B ,toKen-buf J
;
pdellm(r2);
getldtrl,33]; /* get IMPUTS <eyword */
pdelim(r2];





















features [sys.prims] CO] =l
;
/* stoo when find OUTPUTS */
/* count and write inputs */
/* write OUTPUTS keyword */
/* get first output */
/« stop wnen find TYPES */




















/* write the TYPES toKen */
/* get the next toicen */
/* this will happen If no TYPES*/
/* are declared •/
/* puts types: ; into file */
/* then print the '<* */
/* write all the TYPES */
/* then write the '<' */
SkipaOl





for (i=o; i<outcount-l; 1++0 /* write outputs*/
fprlntf(r2," %s , ", outstactcti] ) ;
fprintf(r2," %s = " .outstac* Ci] )
;
f Drlntf (r2, "*s
(
H
,savf unc) ; /* write the function name */
for (1=0; Klncount-l; 1++) /* write the inputs*/
fprintf(r2," %s ,",instacleCl] );
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f printf (r7, H \s ) }\n" , instac< [i] )
;
strcDv{ tofcpp-buf ,savf tine)
;
f i n d o r i -n O ; /*see »iat func name Is*/
If (features tprliiid] [1] > maxlevel) /*if hinder level */
naxlevel = f eatures Cor imidH 1 ] ; /*then save nlqner level'/
}
ferintf Cr2," > \n H );
felose(r2);
/* write the closlnq brace */
features [sys.pri'ns] [1 ] =maxlevel + l ; /*thls prim Is I level*/
sys_prlms++; /* higher th*n hignest subckt*/
r2*fiopen("temD","r")
;
if (r2== ,Ji.irJ L)
printf ("Temo file open failed\n n );
r3 = fopen("str•Jc",', w ,•);
If (r3==MU(,L)
Print fCStruc file open falled\n");
fcooy(r2,r}); /* c o d y new file bac< to */
fciose(r2); /* struc */
fclose(r3);
printf ("writing PRIMITIV.dat flle\n");
r4=fooen("orlfltlv.dat" > "w"5;
tf (r4==MULrJ )
Drlntf ("Primitive file onen failed\n");




for (1 = 0; Ksys-orlms; i +O
<
f printf (M, " %s %d %d %d %d\n" , or lTt C U . naiT>2 , print Ci] . nu-noar ,





get id (r 1,33);
f lnd_to*en();
orea<; —
case 28: or lntf (
"
4DDPLOCK not Installed vet....\n");








loole Primitive Descriptions File
*********** ************* ****** ****** *******/
#lr.clude "stdio.h"
•define maxprim 100
struct prim. tab <






























































,nam,"HALFADD"); /* set up user-defined Drims */
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primotr-t-*;




strcoy c C *primotr ' .nam, »USEF»3");
prlmotr**;
strcoy ( c*orimptr . .nam "USER4");
Drl'«ptr++;
strcoy ( C*orimotr .nam "USER5");
DriDDtr*+;
strcpyC (*DrimDtr 1 .nam "USER6");
pri^Dtr*-*-;
strcoyC C*primptr 1 .nam ,"USER7"J;
prl^ptr**;
strcpyC C*prlmotr. .nam "USER8");
primotr + +-;
strcpyC ("primptr .nam "USER9");
prlmptr**;
strcoyC C«priwDtr .nam "USER10");
Pri«Dtr+*j






strcoyC C*primotr . .nam "USER12");
prlmptr**;
strcpyC (*primptr; .nam "USER 13");
orimptr++;
strcoyC (*prlmptr : . nam "USER14");
priroptr**;
strcpyC (*pri"Ptr .nam "USER15");
prlmotr**/
strcpy( C*primotr I .nam "USEP16");
primptr**;
strcoy C (*primDtr ) .nam ,"USER17");
orlmotr**;
strcoyC C'prlmDtr ) .nam ."USER18");
prl"nDtr + + ;
strcoyCC'Drimotr 1 . nam ,"USER19");
prlnptr**;
strcpy C (*primptr 1 .na-m "USER20");
d r i m p t r
;
strcoyC (*prli"Dtr I .nam ,"'JSER21");
Drlnotr++;
strcoyC C*prlmptr I .nam ."USER22") ;
primotr*+>
strcoyC C*Drimotr 1 .nam ,"USEP23");
Primptr**;
strcpy C C*primotr 1 . nam "USER24");
orimDtr**;
strcoyC C»orlmotr 1 . nam ,"USER25");
primotr**;
strcoyC C*primotr 1 , nam "USER26");
primotr**;
strcovC C*primotr 1 . nam "USEP27") ;
primotr**;
strcoyC C*primptr 1 .nam "USEP28");
/* we'll cnecK to see If any */
/» are actually present later */
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o r 1 m p t r
;













































/* reset Pointer to start */
/* qet additional info from dis**/xp=fopen("prlmltlv,dat","r");
fscanf(xp,"%d",iprl-n_countD;
for (1 = 0; Knrlm.count; 1 + + )
{
f scanf Cxp, "%s %d %d %d %d" ,
(









VOHL COMPILER DATA FILES
STRUC The primitive library containing VOHL
structural descriptions; the expanded
primitive descriptions.
PRIMITIV.DAT The new data file containing the user's names
for the primitives and various other
information.
BLDEL The block delays for each primitive; that is,
the propagation delay from each input to each
output.
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MOP"LE : I N V E HI
inputs : ft ;





MODULE : AND ;
inputs : fc, B ;





MODULE : OR ;
inputs : a, e ;






INPUTS : A, 8,






IMPUTS: A. 3, C






INPUTS : ft, B, 1





MODULE : Exop ;
INPUTS : a, P ;





MODULE : M AND
INPUTS : A, ?> ;







NODULE : «OR ;
inputs : a, R :





MODULE t AVDFObR ;
INPUTS : A, B, C,























3 s MftMDCS, DC)
3C = NAMOC3, m
NANDFOUP ;












CLR, D, LK, DUMl, PUM?, DUM3
DM2, D.«3
: C D
OUTPUTS t 3, 3C, Dt-1, 0* ;
TYPES : INTERNALS : X, Y, w, Z ;
{
X = NA?JOCZ, n ;' D
\'ANDTHRF( X,CLR,Y = N C
Si = NA'-'DTHRFCY, CLK,
Z = 'lAMOTHRECW, CLR,







MODULF : JKFF ;
INPUTS : J , K , CLK
3UTPUTS : 1 , 3BAP
tvdtc
. IVTER'IA ! SITYPES : : , Rl , D1 , D2 ;
{
SI = NAWDTmb f 35AR , J , CLK ) ;
Rl = 1AVDTKP ( CLK , K , ) ;
3
,



















iilf : FULkADD ;
iits : a , a , ct'i
PUTS : s , CO ;
ES : ivtf;rma : x ,
Y = HAtFAOO ( A
,
Z = 4ALFADD ( X
,
= OR ( Z , Y ) ;
ULE : HALFADO ;
UTS : C , ;
puts : r , com ;
ES : ;
EXOR ( C , D ) I
= AND ( C , D ) ;






AND 2 1 2 G
OR 2 1 2
NAND 2 1 2
NOR 2 1 2
INVERT 1 1 2
EXOR 2 1 2
ANDTHRE 3 1 2
NANDTHR 3 1 2
SRBLOCK 3 3 2 1
RETDBLO 6 5 2 1
ANDFOUR 4 1 2
NANDFOU 4 1 2
ORTHREE 3 1 2
ORFOUR 4 1 2
The Data File PRIMITIV.DAT
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2 1 2 2
1 1 2 2
1 2 2 2
2 2 2









2 1 2 2
3 1 2 2
4 1 2 2
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5 1 2 2
2 2 2
1 2 2 2
2 2 2 2
3 2 2 2
4 2 2 2
3 2 2
2 3 2 2
3 3 2 2
4 3 2 2
4 2 2
2 4 2 2
3 4 2 2




































TWHEEL.C The timing wheel main module
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* *
* ri^lna «iheel Prnoram *
* for the *
* Multilevel logic Simulator *
« «
* Version 1.1 25 Sua 86 *
* Original Version by Ausif *anmood at HSU for UMIX VAX *
* "lcrocomouter versions and bug fixes by Scott <ellv at MPS *
tll>|Iltltll1ltl>Ilt«Illt>Mf><>l<ltM*XM<ll>tt||ll<tl<lt<tl<<i/




This is the timing wneel program. First it initializes the circuit
lnter-connections In terns of descriotors (descrlotor interconnec-
tions are given in a file "o2a"). The circuit is then simulated
according to the input data given In a file. Event directed Simula-
tion is used for maximum time efficiency -Ulricn's algorithm.
Simulation results are directed to a file . */
•define inputs 2
•define maxorim 100
• define "axdeserot 250
•define maxsvmb 50






/* 2 lnouts per descriptor allowed */
/* maximum number of Primitives */
/» maximum number of descriptors */
/* symbol table for orlntina «/
/* maximum possible delay «/
/* concurrent actions */
/* delav matrix units «/
/« max number of lnouts */
/* timing wheel data structure */
/* maximum number of outputs oer prim*/
/*•
• */
struct matrix < /« delay matrix for a primitive
int rdelayO, rdelayl, fdelayP, fdelavl ;
struct matrix *matptr ;
I ;






RECORD ORGANIZATION FOR A DESCRIPTOR- •*/
int (*pfunc)C)
int paramC7] ;
/* pfunc Is pointer to the function */
/* i.e. code for the Primitive */
/* parameters for the function */
/* oaramCOl = lnputl value */
/* paramCl] = input2 value */
/* paramt2) = rlsel delay */
/* param(3) = falll delay */
/* param(4] = rlse2 delay */
/* paramC5] = fall2 delay */
/* oaramC6] * MODE ( = normal ) */
/* ( 1 = uncertain If low ) */
/* ( 2 = uncertain If hlqh) */
/* (3s stuck-at-0 fault) */
/* C 4 = stuck-at-1 fault) */
struct matrix »motr ; /* mptr Is pointer to delay matrix */
struct descrot *header ; /* header Is a pointer to a descriptor*/
struct descrot *rlahtO ; /* 7 rloht pointers ner descriptor */
struct descrpt *riohtl ; /* block, */
int h. value » /* field indicator for header pointer */
int r-value [Inputs] r /* field indicators for riaht Pointers*/
int present_outout t /* present outout of a primitive */





lnt carenf ; /* parent descriptor nu-noer */
> ;
/»...———_.——.—TIMING rfHEEL STRUCTURES----------------— -*/
struct newstacx. { /* new.values for multi-output */
lnt newvalue ; /* functions attached to timtna *heel */
struct ne**stac< «newotr;
} ;
struct tlme.stac< { /* timina.wheel structure */
struct descrpt *1ptr ; /* dDtr = Dolnter to the descriptor */
lnt newval, sflag ; /* newval= newvalue, sflags schedullnq«/
struct newstacx *nntr ; /« flag, nDtr = pointer to newstacx' */
struct tlme-stacx *totr :
) ;
/*............. ... . .........— -— ..........-..-.......*/
FILE «ro ; /* Reid Dolnter to Input data file */
TILE **d ; /* write Dolnter to outout data file */
/*.....-.— ..
--SYMBOL TABLE RECORD STRUCTURE------------------*/
struct syno.tao {
char naineC8] ; /* name of the line */
int. index ; /* Index = * of the associated desc. */
> ;
/«-.. ... ...............— .....— .— .—._..........._..«/
/*_....-..._. ......
.....GLOBAL PAO a METERS ------------------ ------*/
struct desrrpt dese Cmaxdescrot] ; /* STORAGE FOR STRUCTURES */
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struct time-StacK tst acK rmaxtw] ;
struct newstacK nstac* CmdePth] ; /* timing wheel structures */
struct matrix matx [-naxmat] ;
struct symb»tab svmCmaxsymh] ;
struct descrpt *otr, *parent«ptr ;
struct newstacx *nwptr, »fref, *npptr, *nwlpt ;
struct tlme.stacK *endt [mdelay] , *beglnt Cmdelay] » *freft ;
struct time-stac* *savt, «fwdt, tempt ;
lnt num.outs ;
lnt time, sav.time, slm.time ;
/* # of outputs for a function */
lnt sav_wrlte ; /* write flao for printing output names*/
lnt f _out [maxout] : /* outputs returned by eacn function */
lnt £f .out [maxout] ;
lnt del [maxout] , delay ;
lnt timlng_*heel, depth [mdelay] ;
/* deDtht] Indicates the number of concurrent actions In 1 slot */
lnt num.inout, inpt [maxinputl , inptc [maxlnout ] ;
int hashtableClOO];
int hasncount;
/» simple hashta&le for variable names */
/« number of Items in hasntable */
/* num.lnput = numoer of inputs in the Input data file




/ * i n p t c U = arrev i o 1 d I n q h a s ^ value of Inputs */
lnt num .print , out.interval ;
char toicenbuf f [8J ;
lnt endinputname ?
/* num.prlnt = numner of lines to be printed out */
/* out.lnterval=interval after which each output is to be printed*/











int *r lte.outout ( ) ;
int hashfn ;
lnt t e s t ( )
;
int oetnaneO ;
/* pointer to primitive functions */
/* mode behavior simulation */
/* finds delays applicable to a change*/
/* Insert the desc. in orooer slot */




int a r q c ;
char *arov[] ;
lnt 1, j, k, fx, field.no, duminpC32] ;
lnt flag, sav.value , savh;
int sav_deoth, endread, numl, nu.n2, num3, num4 ;
FILE «»a ;
struct descrot *sav_ptr, «prev.ptr ;
.*/






for (1 = 0; K100; 1 + + )
hasntaoleCil = -1;
rp fODen(aravtl],"r») ; /* Is the input data file */
pnfnCO] r read.input
onfntl] = AND ;
onfnC23 = OR ;











I MULTI-SIM version 1.0 -Nov. 1, 1984 |\n"):
\n M ):




matx CI] .rdelayo = -l
matxCl] .f delayO =















1 < maxdescrpt ; 1 = 1 t 1 )for CI = 0;
<
for CJ = 2; j < 6 : j = 1
desc CI] .param [ j] = -1 ;
for Cj = 0; j < inouts : 1 = j
descCl] .r.valueC-J] = ;
descC 13 .paramCO] = 2 ;
descCl] .para-n r 1] = 2 ;
descCl] ,paramC6] = ;
descCU .header = iCdescCl]) ;
descCl] . h.value s. o ;
descCl] .parent = 1 ;
descCl] .present.output = 2 ;
descCil .ext.ptr = NULL ;





/* initialize Parameters to
1 )
/* Initialize inputs to 2's
/* normal mode of operation













inptctj] = hashf Ctoicenbuf f )
;
j = j i ;
if (endi nDutnaTie == 1)
break ;
}
num.input = 1 ;
/ft......*.-...—................. */
*//«.....
-..-INITIALIZE TIDING WHEEL i. STORAGE POOL-
for ( 1 = 0; i < mdelay ; 1 = i 1 )
{
deothtil r -l;
begintti] = NULL :
endtti] = NULL ;
>
j s. maxtw - l ;
for ( i s 0: l < j i i s i + i)
(
tstactcli] ,ne*val = 2 t
tstackCi] ,sf lag a 2 ;
tstackCi] .tptr = &(tstaex Cl + 1]
)
tstackCi] .notr = "JULL ;
>
freft KtstacictO] 1 ;
•*/
/•-.....-storage poor FOR NSTACKCfuture multi-output values)-----*/
j s mdeptn. - t ;
for C i = 0; i < j; i = i + l)
nstac* CI ] .newotr = sCnstack CI + 1]) ;









f scanf (wa, "%d" ,&numl) ;
switch (nurol)
{
case 1 ; f scanf (wq, "*d %d %d" , inuin2 , 6nurr3, &nuit4) ;
switch (num3)
{
case 8 : desc CnuTi2] .header = & (desc Cnuii4] ) ;
break ;
case 9 : if Cnum4 == 0)
descTnurn2] .righto = ptr ;
else





nuT23 ,h.va lue = hut* ;
b r • a y ',
case 12: desc[nu^21 ,r.value rnum4] = savh ;
breaK ;
case 15: descCnini2] ,ext_pt r = iCdesc tnnM] ) ;
breaK ;
case 15: desctnnit2], parent = num4 ;
breaK ;
default: If (num3 < 7)
desc[num2] .param Cnum3J = nun4 ;
else
<
prlntft" error In decoding codeSn") ;
endread = 1 ;



















f scanf (wq, "%d" ,&nuTi2) ;
savn = desc rnum2J
,
n.value
b r e a < ;
f scanf (wq, "%d" ,Snun2) ;
ptr = desc Cnum2] .header :
breaic >
f scanf (wq, "%d" ,&nuTi2) ;
ptr = SCdesc Cnum2] ) ;
break:
>q,"%d %d",&num2, &num3) ;




























f scanf (wq, "%d %d",6num2, &num3) ;
matx Cnum2] .matptr = 6 (matx Cnum3] ) ;
wq,"%d",&nui>2) ;




C * p t r ) , n p t r ;
C*otriO ,ir>atotr ;
«a, "ltd" ,tnui>2) ;
.rdelayO = num2 ;
wq, "%d",6nuii2) ;
.fdelayo = nu^2 ;
wq, "%d" ,Snuti2) ;
.rdelayl = num2 ;
>*q, »%d" ,6num2) ;
.fdelayl = num2 ;
wq, "%d" ,6nuw2) ;
mptr = 4(matx Cnum21 ) ;
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o r e a < ;
case 16: * scant c«3, "%d &d",snaa2 l Knua3) ;
BatxCnua2J.rdel.ayfl = nua3 ;
b r s a < ;
case 17: f scanf Oq, "*d %d" , s,nuit2, tnun3) ;
""acxtnu7i2].fdelay0 = nu«3 ;
b r e a < ;
case 18: f scanf (*q f "*d %d",&nun2, &num3) ;
«atxCnuT2].rdelayl = rtua3 ;
srea< ;
case 19: f scant (wj, m \d %d",;nu*2, &nun3) ;
natx[nuT2].fdelayl a naa3 ;
b r e a < ;
case 20: deDtnCOl = dect.nCO] l ;
b r e a < ;
case 21: bealntCO] = freft ;
a r e a < :
case 22: («(endt [0] ) } . tptr = freft ;
brea< ;
case 23: endtCO] = freft ;
d r e a : ;
case 2*: freft = t*freft).tptr ;
b r e a < ;
case 25: («(endtm )) . totr = S'.ill ;
o r e a < ;
case 26: f scanf (»q, "%d" ,6nu ,n2) ;
C«(endtCD] n .dorr = 5i( desc Cnu«2] )
orea< :
case 27: f scanf f «?, "Id" ,4nu-»2) ;
C*(endt to: 1] .newval = nu"*2 ;
a r e a < ;
case 2fl: f scanf r*q, "*d %d",&nu-n2, Snup3) ;




synCnui2],ia"'eCnu ,n3] = z ;
orea* ;
case 29: fscanf (»9,»%d %d",&nua2 f &nun3) ;
syatnua2].lndex = n u -n 3 ;
brea< ;
case 30: sav_*rlte = ;
sr«s< ;
case 31: f scanf (wq, "%d" ,&nu-n2) ;
nu 1*.print = nuT>2 ;
brea< ;
case 32: put_interval = 1 ;
brea«c :
case 33: f scanf («a, "*d %d" , &.nu?2 , Snu-*3) ;
desc C.nun21 , Df unc = onfntnun3] ;
a r e a < ;
case 50: e " d r e a d = i ;
b r e a < ;
default: orintfC" error In Input data decodinqXn " ) ;
if output naies */
«/
>




wp a fooen(arav[2) , "w") ; /* is the output data file
/* connections





timing.wheel = -1 ;
sav.tlme = rt :
prlntfC" Please enter Simulation time: ") ;
scanf ("*d" ,&sim.time) ;
orintfC" \n") ;
/------------INITIALIZE INPUT DESCS. IN TIMING -HEEL------------*/
for ( i = 0; i < num.inPut; 1=1+1)
{
ptr = t(descCl)) ; /* beginnino descs. = Input descs.*/









-BEGIN TIDING WHEEL-------— ----------------*/
while ( time <= sim.time )
( /* begin while time < Sim time */
If (timlng.wheel >= mdelay)
timing.wheel = ; /* Timing wheel is circular */
while ( timing.wneel < mdelay )
< /* begin 1 loop of timing. wheel */
time = time + 1 ;
If Ctime > sim.tlme)
brea* ;
sav.deDth = deoth ftimina.wheel) ;
savt = beglnt [timing.wheel] ; /* Dtr to first element*/
while ( deDthCtiming.wneel) != -1)
{ /* while all row slots have been updated */
/«------__------—
— BEGIN UPDATE---- — --------------*/
/* All descriptors connected to the current descriotor are*/
/* updated with the 'future value' from the timing wheel */
/* If the present value differs from the 'future value' */
fwdt = beqlnt [timing.wheel) ;
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ptr = C*fwdt J.dotr ;
begint Ct iflnq.wheel] = ( *
(
beqint C timing.wheel ] ) ) . tPtr :
/* beolnt points to the next element In the current row */
/*----.-—
-----SCHEDULE INPUT READING---— -----
—
----«/
if C(C*fwdt).sfiag) == i)
< /* If scheduling flag Is 1, schedule the descriptor */
(*((*Ptr).pfunc))((*ptr). parent) ;
C*fwdt).sf lag = 2 ;
>
/* de-assert scheduling flag */
depth Ctlmlng_*neel ] = depth CtlmJ ng.wheel] - 1 ;
flag = ; /* flag = 1 indicates a mult i-outout dese. */
sav.value = (*f wdt) .newval ;
/* sav.value = future value from tim. wheel */
/* i.e. value to be replaced for present output */
while (1)
f. /* begin while C-llst for each output is updated */
sav.otr = otr ;






present-output ) != sav.value)
{ /* change has occured */
ptr = C«otr) .header ;
if Cotr := sav.ptr)
< /* if not end of circular list, then begin */
(*otr ) .oaram C(*sav.ptr) .h.value.l = sav-value ;
/* input no. pointed to by the desc. is updated */
prev„ptr = ptr ;
switch ( (*sav_ptr) .h-value)
(
case : ptr = (*otr) .righto ;
fleld-no = (*prev_ptr) ,r.value CO) ;
b r e a le ;
case 1 : ptr = f *ptr )
.
rightl ;
field.no = (*prev_ptr )
.




{ /* wnlle beain */
if (otr == sav.ptr)
/* if end of circular list, then get out */
brea< t
(*otr) .param [f ield_no] = sav.value ;
/* uodate input with 'future value' */
prev_ptr s ptr ;
switch (field_no)
<
case : ptr C*ptr) .rlanto ;
fx a c*orev„ptr) .r-valueCO) ;
breaK ;
case 1 : ptr = ( *otr) .riant 1 ;
fx 3 (*orev_ptr) ,r-valueU ) ;
>
field-no 3 f X ;
>
) /* end while */
/* end then (if not end of C-list) */
/* end if chanqe has occured »/
/* if sav_value ts -i «/
if (flaq S3 n
<
if (C»nwDtr).new D tr == NULL)
breaic ; /* if nstacK has no more extension */




if (C*fwdt).nptr 3= NULL)
breaie ;
nwotr s c*fwdt).notr ;
flao s 1 1
/* flag is asserted for a multi-outout function */
>
ptr 3 C*sav„ptr) .ext«ptr ? /* if multi-outout case */
sav-value s C*nwptr ) .newvalue ;
} /* end uodate of all descs. in C-llst /
> /* end of update of one row of T,w. */
/*---
..-.-..end UPDATE-—---— ------------------------*/
depth Ctiming_wneel 1 3 sav_deDth ;
beaint Ctining. wheel) 3 savt ;
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/*--...-.--._....»._.p X F CI' TIDN PHASE------------------------*/
/• Second nass -Scnedule tne descs. in C-list & insert in */
/* orooer ti"ie slot if output, of current desc, has changed */
while C depthCtiming-wheel] 1= -1)
( /* begin execution of one row of tiding wheel */
fwdt = bealnt [tining.wheel] ;
beglnt (tilling.wheel] = (*(beaint (timing-wheel) )). totr ;
otr = (*fwdt).dptr ;
depth (timing-wheel) = depth (timing-wheel) - 1 ;
sav.value = (*f «dt ) .newval ;
/* future value */
flag = ; /* flag - 1 indicates multi-outout desc, */
while CI)
< /* begin while not end of C-list for all outputs */
sav.ptr = otr ;




oresent.output ) != sav.value)
{ /* change has occured */
(»Dtr) .present.output = sav.value ;
/* update present outout */
ptr = (*ptr) .header ;
if (Ptr 1= sav.ptr)
{ /* if not end of C-ltst, then begin */
/*—
-SCHEDULE DESC. -------— ---.-.--.--.-_....*/
parent-otr = & (desc ( (*ntr) .parent ] ) :
(*((*parent.Dtr).Pfunc))(0,duminp,f_out) ;
/*......_.- .-.— .—.--...-.....-._.....*/
frnodeO ; /* node simulation */
fdel-lns((*sav-Ptr).h«.value);
/* find delays and insert in proper slot */
prev-ptr = Dtr ;
switch ( (*sav.ptr ) .h.value)
<
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case n : otr = ( *otr ) . r iahf :
flel4.no = (*orev_Dtr ) ,r.value CO] ;
break ;
case l : otr = ( *ptr ) . rl-Jht 1 ;
field.no = (*prev.ptr) .r.value CI] ;
}
while [))
< /* while begin */
if (ptr == sav.ptr) /* if end of C-list, auit
bre«< :
*/
/•---SCHEDULE DESC. -qet all Parameters first --*/
parent.Ptr = tCdesc C ( *Ptr) .parent] ) ;
(*((*Darent.ptr).Pfunc))(0,duminc,f.out) !/*— .- ....... .. . .*/
fmodeC) ; /* simulate node oehavior */
fdel.insCfield.no) ;
/» find delays and insert In proper slot */
prev.ptr = ptr ;
switch (field.no)
<
case ; ptr = (*Dtr ) .right* ;
fx = (*orev.ptr) .r.value CO] ;
breatc ;
case 1 : Ptr = (*ptr ) .right 1 t
tx s («orev.ptr) .r-valueCl) l
>
field.no = fx ;
} /* end while */
/* end then (if not end of C-llst) */
/* end if chanoe has occured */
/* end if sav.value 1= -1 */
if (flaq == 1)
<
if ( (*nwotr ) .newotr
<
/* fref storage for nstack */
/* multi output case
== MULL)
*/
(nwptr), newotr = fref ;
fref = nwotr ;
>
break ; /* If all outputs have been candled, auit */
/* free storage for the previous nstac* */
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rnptr = votr ;
o w n t r = (*n«ptr),ne*ntr ;
(»r>DPtr).ne*otr = f r e f ;
fref = nootr ;
>
else /* if flaa is */
{
if C(*f wdU.nptr == MULL)
break ;
nwptr = (*f*dt).nptr ;
flaq = 1 ; /* multi-output case */
>
ptr = («sav.ptr).ext_ptr ;
sav.value = (*nwotr ) .newvalue ;
> /* end (C-llst scan for all outputs) */
/-------------Free storage for current tstac* ----------*/
tempt = freft ;
freft = fwnt ;
C*freft) .totr' = temot ;
/* end of one row of timing wheel */
write .output ( ) ; /* print results */
begint [timing. wneel] = MULL ;
endtttimino.wneel] = NULL ;
timing. wheel = timing. wheel 1 ;
/* move to next row of timing wheel */
) /* end of 1 Iood (vertical) of timing wneel */
/* end time < sin time */
fclose(ro) ;
fclose(wo) ;
) /* end of main orooram */
/« .. . ....... . -*/
/».. . funieO-— --.------.-..-.
/* It finds outputs for each descriptor according to its node
fmodeO
<
int 1# mode :
struct descrpt *xtptr ;
• */
*/
xtPtr = oarent.ptr :
for (i = 0; i < num.outs ; 1 = 1 + 1)
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If (f.outtl] == 0)
f.outCi] = 2 ;
breaK;
If (f.outtl) == 1)




f.outtl] = 1 ;
>










/* This procedures finds the delays applicable to a function */
/* connected to tne outout of the current descriptor. The input */
/* numoer to which the current decrlptor Is connected Is suooiled*/
fdel.lPS(lno)
lnt lnp /* lnp = Input number to which tne current desc.*/
/* connected */
lnt 1, j, x. ;
struct matrix »mtDtr ?
/*-... .....— ....—
--CDMpiJTE DELAYS-----
If Cf.outtO] == 1)
{
If (lnp == 0)
deltO] = (*otr),oaramC2] ; /« del-0 =
else
deltO] = (*otr) ,Param[4] ; /* del-0 =
>
else /* If first output Is 1 */
<
If (lnp == 0)
deltOl = C*otr) ,paramC3] ; / del-0 =
e] se







If ((*ptr).mptr != HULL)
<
mtotr = (*otr).mPtr ;
/* multi-output case */
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for (1 = t; 1 < niiw.outs; 1 = 1 + 1)
{
If Cf.outCU == 1)
<
if (inc == 0)
delCi] = (*"itptr) .rdelayO ; /* del-i
else
delti) = (•ntDtr) .rdelayl ; /* del-l
}
else /* if 1th outout Is */
<
If (ino == 0)
delCl) = C*iitDtr).fdelayO ; /* del-i
else
delCi] = C*"itotr) .fdelayl ; /* del-i
>
if ((*mtDtr)..natDtr == NULL)
break: ;
else
ntDtr = C*mtptr ) .matotr ;
>
)
rise del(0,l ) */
rise delCl ,1) «/
rise delCO.i) */
fall delCl.i) */
/* END COMPUTE DELAYS- */
/« For a iHiltl-outout function, different delays are possible. */
/* Insert in proDer slot for each different delay */
for (i = 0: 1 < num.outs; 1=1+1)
<
if (del[i) != -1) /» delay = -1 means incut and output are */
{ /* not related. */
delay = delti) ;
ff.outti) = f .out Ci) ;
/*-..._—
............cheetc for Identical delays — ----.----*/
for (1 = 1*1 1 J < num.outs? j = J + 1)
{
if (deltj) == delay) /* For identical delays on */
ff.outtj) = f.outtj) ; /* different outputs, function «/
else /• should be inserted only once*/
ff.outtj) s
-i ; /* -l output means, iceeo tne */
} /* output */
/*.—....................—...........— ... ...J..*/
/•-------Flimlnate the delay cases which have been covered */
for C tc = 0; fc < num.outs: * = x + l
)
{
if (deltx) == delay)
deltk) = -1 ;
>
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/* This procedure inserts the function in proper slot in T,w,
insertO
<
int 1,1, K, slot_no ;
slot.no = (delay titling. wheel } %tidelay ;
depth [slot-no] = depthCslot.no] > 1 ;
If (endttslot.no] != SULL)
C*CendtCslot.no] ) ).tptr = freft ;
else
beqintCslot.no] = freft ;
/* allocate storaae for tstac< */
endtCslot.no] = freft :
freft = C*f ref t).tt>tr ;
(*(endt Cslot.no] )) ,tDtr = NULL :
/*-....- .... ..
---*/
(*(endrCslot.noJ)).dPtr = parent.otr ;
(*(endt Cslot.no] )) .nerval = ff.outCO] ;
if (num.outs > 13 /* «ulti-outout cases */
<
((endtCslot.no] )).nptr = fref ;
/* allocate storaqe for newstack */
(*f ref ) .newvalue = ff.outCU ;
nwlot = fref ;
fref = (*f ref ) .newptr ;




while (< == 0)
{
(*nwlpt).newptr = fref ;
nwlpt = fref ;
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(*f ref) .newvalue = ff_outrj] ;
fref = C*f ref ) .newptr ;
j = j l :




(•nwlpt) .newrtr = MULL ;
>
else /* If sinole outout function */
(*(endtCslot.no] ) ) .nptr = NULL ;








lnt it order, K, siotn, pO, p2 ;
/* determine inout order i.e. which input is to be read */
pO = desc Cddnum] .param [0] ;
o2 = descCddnumJ .oaram T2] ;
for ( 1 = 0; 1 < num. Input ; i = i t 1 )




order = i ;
/* inout order found so quit searching */
if (sav.time 1= time )
<
sav.tlme = time ;
for ( i = 0; 1 < num-lnout ; 1 = 1 1 )
<
f scanf (ro, "%d" ,&K) ;
lnotCi] = K ;
>
>
f.outCO] = inpttorder] ;
slotn - (timinq.aheel + p2)%(mdelav) ;
deothTslotn) = deDtntslotn] +• 1 ;
If Cendtfslotnl != NULL )
((endttslotn] ) J .tptr = freft ;
else
beqint Cslotn] = freft ;
/* allocate storaqe for tstacic */
endtCslotn] = freft ;
freft = (*f ref t).totr ;
*/
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((endtfslotn) )) .totr = NULL
/* «/
(»(endt tslotn) )) .rtotr s 4(desc Corder ) )
(*(endt CslotnJ) ) .newval = f_out(01 ;
(*(endt(slotn] )) .notr = "ULL ;
(*(endttslotnJ)).sflag = l ;
>
*/
•WRIT?: OUTPUT routine- «//*.....-_. .......
write.output ()
/* num.prlnt contains the number of lines to be printed */
/» out.lnterval Is Interval after which value Is to Be printed */














r (1 = h; i < num.orlnt ; 1 = 1 1)




rlntf (*p, %3d ".time) ;
for (1 = 0; l < nu-n.prlnt ; 1 - 1 + 1)
f prlntf (wp, " %5d"
,








lnt flo , *lnox, «ou ;
{




case : (*ou) = 1 ;
breafc ;
case 1 : (*ou) = ;
breaK ;









lnt fig , *lnpx, *ou ;
i
lnt s ;
If (fig == 0)
indataCinox, 2) »
s = (*lnox) + C*Cinpx + 1)) ;
switcn(s)
{
case : (*ou) = o r
breafc ;
case 1 : (*ou) = o ;
breax ;
case 2 : if U*lnox) s: n
(*ou) = l ;
else
C*ou) s o ;
breax;
default : C*on) s 2 ;
>
num_outs = 1 ;
/*- '*/
/*' ORC)< */
3R ( f la , lnox , ou
)
lnt fig , *lnox, *ou ;
<
lnt s ;
If (fig == 0)
lndatadnpx, 2 ) ;
s = C'lnpx) + (<ClnpxM)) :
switches)
(
case : (»ou) = ;
breex ;
ease 1 : ( * o u ) = 1 >
breax ;
case 2 : if C(*lnpx) =
(*ou) = l ;
else
(»ou) = 2 ;
b r e a <
;
case 3 : (*ou) = 1 ;
breakr :
/* ou Is pointer to f_out */
n
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default : ( * o u ) = 2 ;
>
num.outs = 1 i
/* */
/*...-_-— ..........
--tndataC j -------------------— --------
/* input data retrieval for a function
indatadnox. Inns
)
lnt *inpx, inns ;
/* lnox = Input data array, inns = number of Input data
<




if (inns >= 1)
<
C*inDX) = (*oarent.ptr) .param [0] ;
inns = inns - 1 ;
if (inns != 0)
<
(»(lnpx*i) ) = (*oarent.ptr) .paramCl] ;
inns = inns - 1 ;
>
i = 2 ;
tmptr = parent.otr J
*rile (inns 1= 0)
{
tmDtr = (*tmotr ) .ext.ptr ;
(*(inox + 1D)= (*tmntr) .paramCO] ;
inns = inns - 1;
i = i + 1 ;
if (inns != 0)
{
(*(inpx + i)) = (*tmptr ) .param [ 1] ;
i = 1 + 1 ;
inns = Inns - 1 ;
}




/*.....-- ............ . -_- --.-.----«/
hashf(s) /* forirs hash value for string s */
char *s;
int hasnval ;
for (hasnval = 0; *s != '\0' ; )
hashval += *s-n- ; /* hash ID name into an index >/












for (1=0; l<hashcount; i++)
{










/* yes, add a orime number */
/* and test tnls one */
>*/
/*...... aetnanet) ......
getnameO /* returns tne name in toKenbuff */
{
lnt i, c , flao, delimiter ;
1 = 0;
dell-niter = -1 ;
flaq = ;
whlle(( dell-niter < 1) II (flag == 0))
{
c = foetc(ro) ;
swltcn (c)
<
case ' ' : deli-niter = 1 ;
hreaic ;
case ',' : deli-niter = 1 ;
b r e a * ;
case '\n': delimiter = 1 ;
endlnoutname = 1 ;
flag = 1 ;
brea< ;
default ; flag = l ;
delimiter = ;
>
if (delimiter == 0)
{
If (1 <= 6)
<
totcenouf f Cil = c ;














Primitive function pointer initializations. An
^include file.
The C-language behavioral descriptions for the


























The Auxiliary File FTYPE
pnf nl 3] = NAND;
pnf n| 4] = NOR;
pnf n :6] = EXOR;
pnf n| 7] = ANDTHRE
pnf n .8] = NANDTHR
pnfn .9] = SRBLOCK
pnf n .10] = RETDBLO
pnf n! 11 ] = ANDFOUR
pnfn :i2] = NANDFOU
pnf n .13] = ORTHREE
pnf n :i4]= ORFOUR;
pncnt = 15;
The Auxiliary File FADDR
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int fig , *lnpx, *ou ;
{
int 1 ;
if (fig == 0)
lndata ( i n p x , 2) ;
•/AND GATE" •/
i = (inpx) * (*(inox * 1)) ;
switch(l)
<
case : («ou) = I ;
b r f a k ;
case l : ( * o u ) = 1 ;
break ;
case 2 : If C(*lnpx] == 11
(ou) = ;
else
(ou) = l ;
b r e a < :








int f 1 a , *inox, o u ;
{
int i ;
if (fla == 0)
lndata C inpx, 2) ?
'/OR GATE- /
1 = (inox) + (*(inox f 1) ) :
swltchd]
<
case, : C * 6 u ) = 1 ;
break ;
case 1 : ( * e u ) = ;
break ;
case 2 : if ((inpx) == 1)
(ou) = ;
else
(ou) = 2 :
break ;












lnt fla , * 1 n a x , * o u ;
{
int lnn[2] ;
If (flo =s 0)
lndatadnpx, 3) ;
THREE INPUT AND GATE- • */
ANO(l,inox, Inn) r
lnnCU = C*(inox + 2)) t
AVDCl.inn, ou) ;





lnt fla , * 1 n o x , * o u ;
int m ;
If (fla == 0)
lndatadnpx, 3) ;
T4REE TMPUT N"AMD GATE- '*/
A«JDTHRE( t ,inpx, Im) ;
INVERT (l,im, ou) ;
nui*_puts = I ;
>
• */
/* — ... SRBLOCK-
SR8L0CK(fla ,inox, ou)




If (flO == 0)
IndataC lnox , 3
)
N»NO(l, lnpx, Inn) ;
innCl) = (*(lnox + 2))
(*ou) = (*lnn) ;
NANQC1, inn, (nu+1)) :






RETDBfjCKf lg ,tnox, ou)
lnt fla , * 1 n d x , «ou ;
{
lnt i , 1 n n [ 3 ] ;
RETDSLOO' */




NAnnci, (incx + 3) ,lnn] /* A = NAND(X1, X2D */
/* InntO] = A • */
/* innCl] = clr */
/* lnnC2] = CLK «/
innCl] = (*lnox) ?
innC2] = C*Cinox + ?)) ;
NANOTHRCt ,lnn, (OU+3]); /* X2 = HAhOTKREC A , clr , CLKK* */
NANDTHRC1
, (inDX 2] ,5.(inn(2] )] ;/* B = NAMDTHRECX2, CLK, Xl)»/
/* inn(2] = B */
/* a = VAMD(X2, X3] ; */
/* InnCO] = Q «/
/« lnnCU = clr */
/* 3c = rJANDTHRECQ,Clr,B); */
/* InnCO] = D */
/* XI = NANDTHRECB, clr, D) */
/* X3 = Oc */
NAN0(l,(lnox f 4),ou] ,*
InnCO] = (*ou) ;
innCl] = (*lnox) ;
NAN'OTHRCl, Inn
, (ou + l) ) ,*
InnCO] = (*cinDx 1]]
NAKnTHRCl, inn, (ou*2) );
(*(ou+4)) = (*(ou + 1)
)





lnt fin , *lnpx, »ou ;
{
lnt i.nnt?];
if (fig == o)
indata(lnox, 4) :
amothreci, lnpx, innl
innCH = («(lnrx 3])
ANDd, Inn, ou) ;




NAUDFOUCf 13 ,1pox, ou]





if (fla == 0)
indatadnpx, 4 ) ;
A^DFm'B( J ,lnDx. in) :
INVERK1, im, on) ;






int flq , *inox, *ou ;
{
int i n n C 2 ]
;
if (flq == 0)
indataClnpx, 3) ?
0R(l,inpx, inn) ;
inntl] = C*(inox 2)) ;
0R( 1 , inn, ou ) ;
*/





int fla , *innx, *oij ;
{
int inn[2] ;
if (flq == 0)
IndataCinpx, 4) ;
•FOUR INPUT HR SATE- •/
0RTHREEC1 ,inpx, inn) ;
innCl) = (*(lnox + 3)
)











If Cfl:i == C3
lniataf liox , 7) :
i = (*Inpx) C*(Inpx «• m ;
swltchd )
(
ease : C*ou) = ;
break- :
case l : (*ou) r t •
break: :
case 2 : If fC*inpx) == 1)
(*ou) = o :
else
C*ou) = 7. ;
break ;
default : C*ou) = 2 ;
>
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